{"id":"https://openalex.org/W2158281210","doi":"https://doi.org/10.1109/ewdts.2010.5742089","title":"Coverage method for FPGA fault logic blocks by spares","display_name":"Coverage method for FPGA fault logic blocks by spares","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2158281210","doi":"https://doi.org/10.1109/ewdts.2010.5742089","mag":"2158281210"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044434351","display_name":"Vladimir Hahanov","orcid":"https://orcid.org/0000-0001-5312-5841"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Vladimir Hahanov","raw_affiliation_strings":["Computer Engineering Faculty, Kharkiv National University of Radioelectronics, Kharkiv, Ukraine"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Faculty, Kharkiv National University of Radioelectronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056287449","display_name":"Eugenia Litvinova","orcid":"https://orcid.org/0000-0002-9797-5271"},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Eugenia Litvinova","raw_affiliation_strings":["Computer Engineering Faculty, Kharkiv National University of Radioelectronics, Kharkiv, Ukraine"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Faculty, Kharkiv National University of Radioelectronics, Kharkiv, Ukraine","institution_ids":["https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091185915","display_name":"Wajeb Gharibi","orcid":"https://orcid.org/0000-0001-8576-7291"},"institutions":[{"id":"https://openalex.org/I91450128","display_name":"Jazan University","ror":"https://ror.org/02bjnq803","country_code":"SA","type":"education","lineage":["https://openalex.org/I91450128"]}],"countries":["SA"],"is_corresponding":false,"raw_author_name":"Wajeb Gharibi","raw_affiliation_strings":["Jazan University, Jazan, Saudi Arabia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Jazan University, Jazan, Saudi Arabia","institution_ids":["https://openalex.org/I91450128"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010555318","display_name":"Olesya Guz","orcid":null},"institutions":[{"id":"https://openalex.org/I75645747","display_name":"Donetsk National Technical University","ror":"https://ror.org/00whe2089","country_code":"UA","type":"education","lineage":["https://openalex.org/I75645747"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Olesya Guz","raw_affiliation_strings":["Road Transport Faculty, Donetsk Institute of Road Transport, Donetsk, Ukraine"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Road Transport Faculty, Donetsk Institute of Road Transport, Donetsk, Ukraine","institution_ids":["https://openalex.org/I75645747"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.15330258,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"7","issue":null,"first_page":"51","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.4828999936580658,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.4828999936580658,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.19830000400543213,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.04859999939799309,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/tree-traversal","display_name":"Tree traversal","score":0.7482041120529175},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.6755841970443726},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.653905987739563},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6136915683746338},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5932029485702515},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5412085056304932},{"id":"https://openalex.org/keywords/matrix","display_name":"Matrix (chemical analysis)","score":0.5176963806152344},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.5032917857170105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45411092042922974},{"id":"https://openalex.org/keywords/row-and-column-spaces","display_name":"Row and column spaces","score":0.44569703936576843},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4137153923511505},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3717331290245056},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3508065938949585},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2658346891403198},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17318737506866455},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.1152239441871643}],"concepts":[{"id":"https://openalex.org/C140745168","wikidata":"https://www.wikidata.org/wiki/Q1210082","display_name":"Tree traversal","level":2,"score":0.7482041120529175},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.6755841970443726},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.653905987739563},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6136915683746338},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5932029485702515},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5412085056304932},{"id":"https://openalex.org/C106487976","wikidata":"https://www.wikidata.org/wiki/Q685816","display_name":"Matrix (chemical analysis)","level":2,"score":0.5176963806152344},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.5032917857170105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45411092042922974},{"id":"https://openalex.org/C104140500","wikidata":"https://www.wikidata.org/wiki/Q2088159","display_name":"Row and column spaces","level":3,"score":0.44569703936576843},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4137153923511505},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3717331290245056},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3508065938949585},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2658346891403198},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17318737506866455},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.1152239441871643},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2010.5742089","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742089","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W89984018","https://openalex.org/W1935431969","https://openalex.org/W2105120486","https://openalex.org/W2115004507","https://openalex.org/W2147178958","https://openalex.org/W2147289806","https://openalex.org/W6603589353","https://openalex.org/W6682097915"],"related_works":["https://openalex.org/W2313440505","https://openalex.org/W3123744736","https://openalex.org/W2137691148","https://openalex.org/W1505848319","https://openalex.org/W4281399881","https://openalex.org/W2433052208","https://openalex.org/W3166006430","https://openalex.org/W4281971614","https://openalex.org/W2049180840","https://openalex.org/W2096502566"],"abstract_inverted_index":{"A":[0,22,45],"fault":[1],"coverage":[2,34],"method":[3,23],"for":[4,35,52],"digital":[5],"system-on-chip":[6],"by":[7,39],"means":[8],"of":[9,32,42,48,56,64,72,81],"traversal":[10,50],"the":[11,17,27,30,62,65,77],"logic":[12,58],"block":[13,59],"matrix":[14,60,80],"to":[15,25,76],"repair":[16],"FPGA":[18],"components":[19],"is":[20,85],"proposed.":[21],"enables":[24],"obtain":[26],"solution":[28],"in":[29],"form":[31],"quasioptimal":[33],"all":[36],"faulty":[37,73],"blocks":[38],"minimum":[40],"number":[41,71],"spare":[43],"tiles.":[44],"choice":[46],"one":[47],"two":[49],"strategies":[51],"rows":[53,82],"or":[54,83],"columns":[55,84],"a":[57,70],"on":[61],"basis":[63],"structurization":[66],"criteria,":[67],"which":[68],"determine":[69],"blocks,":[74],"reduced":[75],"unit":[78],"modified":[79],"realized.":[86]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}