{"id":"https://openalex.org/W2127116076","doi":"https://doi.org/10.1109/ewdts.2010.5742083","title":"A new paradigm in design of IIR digital filters","display_name":"A new paradigm in design of IIR digital filters","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2127116076","doi":"https://doi.org/10.1109/ewdts.2010.5742083","mag":"2127116076"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058948510","display_name":"Vladislav Lesnikov","orcid":"https://orcid.org/0000-0002-5034-291X"},"institutions":[{"id":"https://openalex.org/I4210103655","display_name":"Vyatka State University","ror":"https://ror.org/01anxqg21","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210103655"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Vladislav A. Lesnikov","raw_affiliation_strings":["Vyatka State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vyatka State University, Russia","institution_ids":["https://openalex.org/I4210103655"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001942583","display_name":"Alexander Chastikov","orcid":"https://orcid.org/0000-0002-1998-7787"},"institutions":[{"id":"https://openalex.org/I4210103655","display_name":"Vyatka State University","ror":"https://ror.org/01anxqg21","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210103655"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Alexander V. Chastikov","raw_affiliation_strings":["Vyatka State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vyatka State University, Russia","institution_ids":["https://openalex.org/I4210103655"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063881678","display_name":"Tatiana Naumovich","orcid":"https://orcid.org/0000-0002-3659-2664"},"institutions":[{"id":"https://openalex.org/I4210103655","display_name":"Vyatka State University","ror":"https://ror.org/01anxqg21","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210103655"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Tatiana V. Naumovich","raw_affiliation_strings":["Vyatka State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vyatka State University, Russia","institution_ids":["https://openalex.org/I4210103655"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071058259","display_name":"Sergey V. Armishev","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sergey V. Armishev","raw_affiliation_strings":["Rondosoft, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rondosoft, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2805,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.8048433,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"63","issue":null,"first_page":"282","last_page":"285"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/infinite-impulse-response","display_name":"Infinite impulse response","score":0.7427164912223816},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7096239328384399},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.6760729551315308},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.6484670042991638},{"id":"https://openalex.org/keywords/2d-filters","display_name":"2D Filters","score":0.5929674506187439},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5856573581695557},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.533454179763794},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.451454758644104},{"id":"https://openalex.org/keywords/network-synthesis-filters","display_name":"Network synthesis filters","score":0.443612664937973},{"id":"https://openalex.org/keywords/algebraic-number","display_name":"Algebraic number","score":0.4426212012767792},{"id":"https://openalex.org/keywords/adaptive-filter","display_name":"Adaptive filter","score":0.43907925486564636},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.421691358089447},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36216825246810913},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32401710748672485},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.2918264865875244},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24039095640182495},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1879928708076477},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1529146134853363},{"id":"https://openalex.org/keywords/computer-vision","display_name":"Computer vision","score":0.08989325165748596}],"concepts":[{"id":"https://openalex.org/C183816354","wikidata":"https://www.wikidata.org/wiki/Q665617","display_name":"Infinite impulse response","level":4,"score":0.7427164912223816},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7096239328384399},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.6760729551315308},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.6484670042991638},{"id":"https://openalex.org/C100106864","wikidata":"https://www.wikidata.org/wiki/Q16001029","display_name":"2D Filters","level":5,"score":0.5929674506187439},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5856573581695557},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.533454179763794},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.451454758644104},{"id":"https://openalex.org/C51297928","wikidata":"https://www.wikidata.org/wiki/Q7001207","display_name":"Network synthesis filters","level":2,"score":0.443612664937973},{"id":"https://openalex.org/C9376300","wikidata":"https://www.wikidata.org/wiki/Q168817","display_name":"Algebraic number","level":2,"score":0.4426212012767792},{"id":"https://openalex.org/C102248274","wikidata":"https://www.wikidata.org/wiki/Q168388","display_name":"Adaptive filter","level":2,"score":0.43907925486564636},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.421691358089447},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36216825246810913},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32401710748672485},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.2918264865875244},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24039095640182495},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1879928708076477},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1529146134853363},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.08989325165748596},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2010.5742083","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742083","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W352590176","https://openalex.org/W597606503","https://openalex.org/W1586233139","https://openalex.org/W1965480724","https://openalex.org/W2111713056","https://openalex.org/W2111819698","https://openalex.org/W2171773778"],"related_works":["https://openalex.org/W2142009384","https://openalex.org/W2792998903","https://openalex.org/W2031892245","https://openalex.org/W1538238752","https://openalex.org/W2106688925","https://openalex.org/W2026807254","https://openalex.org/W2090768150","https://openalex.org/W2126085883","https://openalex.org/W2809821017","https://openalex.org/W4245423377"],"abstract_inverted_index":{"A":[0],"new":[1],"method":[2],"of":[3,17,37],"the":[4,15,18,24],"recursive":[5],"digital":[6,38],"filters":[7,39],"design":[8,25],"is":[9,12,33],"presented.":[10],"It":[11],"based":[13],"on":[14,35],"application":[16],"number-theoretical":[19],"and":[20,28,42],"algebraic":[21],"aspects":[22],"in":[23,40],"at":[26],"functional":[27],"structural":[29],"levels.":[30],"This":[31],"paradigm":[32],"focused":[34],"implementation":[36],"FPGA":[41],"ASIC.":[43]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}