{"id":"https://openalex.org/W2165148634","doi":"https://doi.org/10.1109/ewdts.2010.5742069","title":"IEEE 1500 compliant test wrapper generation tool for VHDL models","display_name":"IEEE 1500 compliant test wrapper generation tool for VHDL models","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2165148634","doi":"https://doi.org/10.1109/ewdts.2010.5742069","mag":"2165148634"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001306897","display_name":"Sergey Mikhtonyuk","orcid":null},"institutions":[{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]},{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":true,"raw_author_name":"Sergey Mikhtonyuk","raw_affiliation_strings":["Design Automation Department, Kharkiv National University of Radio Electronics, Ukraine, South Korea"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkiv National University of Radio Electronics, Ukraine, South Korea","institution_ids":["https://openalex.org/I8765205","https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110544747","display_name":"\u041c. \u0412. \u0414\u0430\u0432\u044b\u0434\u043e\u0432","orcid":null},"institutions":[{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]},{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Maksim Davydov","raw_affiliation_strings":["Design Automation Department, Kharkiv National University of Radio Electronics, Ukraine, South Korea"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkiv National University of Radio Electronics, Ukraine, South Korea","institution_ids":["https://openalex.org/I8765205","https://openalex.org/I107158390"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011501391","display_name":"Roman Hwang","orcid":null},"institutions":[{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]},{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Roman Hwang","raw_affiliation_strings":["Design Automation Department, Kharkiv National University of Radio Electronics, Ukraine, South Korea"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkiv National University of Radio Electronics, Ukraine, South Korea","institution_ids":["https://openalex.org/I8765205","https://openalex.org/I107158390"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082569516","display_name":"Dmitry Shcherbin","orcid":null},"institutions":[{"id":"https://openalex.org/I8765205","display_name":"V. N. Karazin Kharkiv National University","ror":"https://ror.org/03ftejk10","country_code":"UA","type":"education","lineage":["https://openalex.org/I8765205"]},{"id":"https://openalex.org/I107158390","display_name":"Kharkiv National University of Radio Electronics","ror":"https://ror.org/01ctj1b90","country_code":"UA","type":"education","lineage":["https://openalex.org/I107158390"]}],"countries":["UA"],"is_corresponding":false,"raw_author_name":"Dmitry Shcherbin","raw_affiliation_strings":["Design Automation Department, Kharkiv National University of Radio Electronics, Ukraine, South Korea"],"affiliations":[{"raw_affiliation_string":"Design Automation Department, Kharkiv National University of Radio Electronics, Ukraine, South Korea","institution_ids":["https://openalex.org/I8765205","https://openalex.org/I107158390"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5001306897"],"corresponding_institution_ids":["https://openalex.org/I107158390","https://openalex.org/I8765205"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.1840609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"495","last_page":"499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7388224005699158},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7276128530502319},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7062253952026367},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5814803838729858},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5462493896484375},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4558682441711426},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.4519984722137451},{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.4340871274471283},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4226279854774475},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.30795180797576904},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2519535422325134},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18613606691360474},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15082600712776184}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7388224005699158},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7276128530502319},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7062253952026367},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5814803838729858},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5462493896484375},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4558682441711426},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.4519984722137451},{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.4340871274471283},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4226279854774475},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.30795180797576904},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2519535422325134},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18613606691360474},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15082600712776184},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2010.5742069","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W614595877","https://openalex.org/W1491178396","https://openalex.org/W1721908487","https://openalex.org/W1809480526","https://openalex.org/W2109507516","https://openalex.org/W2499565042","https://openalex.org/W2610778765","https://openalex.org/W6629325410","https://openalex.org/W6638505196","https://openalex.org/W6737338190"],"related_works":["https://openalex.org/W1586741485","https://openalex.org/W2357636087","https://openalex.org/W2070083638","https://openalex.org/W2543386576","https://openalex.org/W1576549604","https://openalex.org/W3021694037","https://openalex.org/W2091509145","https://openalex.org/W2096642685","https://openalex.org/W2536306358","https://openalex.org/W2127358384"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"method":[4],"of":[5,36],"automated":[6],"test":[7,28],"wrapper":[8],"generation":[9],"implemented":[10],"in":[11],"new":[12],"CAD":[13],"tool":[14,19,40],"\u201cBoundary":[15],"Scan":[16],"Generator\u201d.":[17],"The":[18,39],"can":[20],"be":[21],"used":[22],"for":[23],"generating":[24],"IEEE":[25],"1500":[26],"compliant":[27],"wrappers":[29],"and":[30,45,53],"corresponding":[31],"CTL-programs":[32],"from":[33],"VHDL":[34],"descriptions":[35],"integrated":[37],"circuits.":[38],"is":[41],"designed":[42],"as":[43],"cross-platform":[44],"extendable":[46],"development":[47],"environment,":[48],"based":[49],"on":[50],"open":[51],"interfaces":[52],"modular":[54],"architecture.":[55]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}