{"id":"https://openalex.org/W2133396188","doi":"https://doi.org/10.1109/ewdts.2010.5742060","title":"EDACs and test integration strategies for NAND flash memories","display_name":"EDACs and test integration strategies for NAND flash memories","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2133396188","doi":"https://doi.org/10.1109/ewdts.2010.5742060","mag":"2133396188"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://porto.polito.it/2379483/1/2010_EWDTS_Edac.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Stefano Di Carlo","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013055168","display_name":"Michele Fabiano","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Fabiano","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012267516","display_name":"Roberto Piazza","orcid":"https://orcid.org/0000-0003-1308-5456"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Piazza","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Prinetto","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026593274"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.2939,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.66044374,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"23","issue":null,"first_page":"218","last_page":"221"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.8928647041320801},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.763840913772583},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.6264723539352417},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5566638708114624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.539605438709259},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5167852640151978},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.484222412109375},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.46462661027908325},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.4192585051059723},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.41398143768310547},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.41316983103752136},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.23807606101036072},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.21165749430656433},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.20513224601745605},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12051236629486084},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09061276912689209},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07029864192008972}],"concepts":[{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.8928647041320801},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.763840913772583},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.6264723539352417},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5566638708114624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.539605438709259},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5167852640151978},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.484222412109375},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.46462661027908325},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.4192585051059723},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.41398143768310547},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.41316983103752136},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.23807606101036072},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.21165749430656433},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.20513224601745605},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12051236629486084},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09061276912689209},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07029864192008972},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/ewdts.2010.5742060","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742060","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.889.6472","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.889.6472","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Stefano_Di_Carlo/publication/224227466_EDACs_and_test_integration_strategies_for_NAND_flash_memories/links/02e7e5226d384cc86f000000.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.900.6255","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.900.6255","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://www.researchgate.net/profile/Stefano_Di_Carlo/publication/224227466_EDACs_and_test_integration_strategies_for_NAND_flash_memories/links/0912f50b3fdf6314be000000.pdf","raw_type":"text"},{"id":"pmh:oai:porto.polito.it:2379483","is_oa":true,"landing_page_url":"http://porto.polito.it/2379483/1/2010_EWDTS_Edac.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:porto.polito.it:2379483","is_oa":true,"landing_page_url":"http://porto.polito.it/2379483/1/2010_EWDTS_Edac.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1511250635","https://openalex.org/W1516564058","https://openalex.org/W1767399337","https://openalex.org/W1956019682","https://openalex.org/W2070825212","https://openalex.org/W2084597789","https://openalex.org/W2096823899","https://openalex.org/W2099114213","https://openalex.org/W2111985228","https://openalex.org/W2113358566","https://openalex.org/W2121143664","https://openalex.org/W2121842885","https://openalex.org/W2124799219","https://openalex.org/W2128637172","https://openalex.org/W2131303839","https://openalex.org/W2133734594","https://openalex.org/W2135288278","https://openalex.org/W2152652532","https://openalex.org/W2155346655","https://openalex.org/W2171496030","https://openalex.org/W2538434588","https://openalex.org/W2787872375","https://openalex.org/W3146727615","https://openalex.org/W6630647635","https://openalex.org/W6640682228","https://openalex.org/W6678258098"],"related_works":["https://openalex.org/W2054139911","https://openalex.org/W2391543021","https://openalex.org/W2478234182","https://openalex.org/W1577524679","https://openalex.org/W2162027152","https://openalex.org/W2489439822","https://openalex.org/W2378372528","https://openalex.org/W2116397085","https://openalex.org/W2535372975","https://openalex.org/W4237143391"],"abstract_inverted_index":{"Mission-critical":[0],"applications":[1],"usually":[2],"presents":[3],"several":[4],"critical":[5],"issues:":[6],"the":[7,13,27],"required":[8],"level":[9],"of":[10,12,60],"dependability":[11,59],"whole":[14],"mission":[15],"always":[16,35],"implies":[17],"to":[18,25,57,68,73,99],"address":[19],"different":[20],"and":[21,24],"contrasting":[22],"dimensions":[23],"evaluate":[26],"tradeoffs":[28],"among":[29],"them.":[30],"A":[31],"mass-memory":[32,88],"device":[33],"is":[34,122],"needed":[36,56],"in":[37,71,84,124],"all":[38],"mission-critical":[39],"applications:":[40],"NAND":[41],"flash-memories":[42],"could":[43],"be":[44,69],"used":[45],"for":[46],"this":[47,125],"goal.":[48],"Error":[49],"Detection":[50],"And":[51],"Correction":[52],"(EDAC)":[53],"techniques":[54],"are":[55],"improve":[58],"flash-memory":[61],"devices.":[62],"However":[63],"also":[64],"testing":[65,120],"strategies":[66,121],"need":[67],"explored":[70],"order":[72],"provide":[74],"highly":[75],"dependable":[76],"systems.":[77],"Integrating":[78],"these":[79],"two":[80],"main":[81],"aspects":[82],"results":[83],"providing":[85],"a":[86,103,106,108,112],"fault-tolerant":[87],"device,":[89],"but":[90],"no":[91],"systematic":[92],"approach":[93],"has":[94],"so":[95],"far":[96],"been":[97],"proposed":[98],"consider":[100],"them":[101],"as":[102],"whole.":[104],"As":[105],"consequence":[107],"novel":[109],"strategy":[110],"integrating":[111],"particular":[113],"code-based":[114],"design":[115],"environment":[116],"with":[117],"newly":[118],"selected":[119],"presented":[123],"paper.":[126]},"counts_by_year":[{"year":2017,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}