{"id":"https://openalex.org/W2133734594","doi":"https://doi.org/10.1109/ewdts.2010.5742059","title":"Exploring modeling and testing of NAND flash memories","display_name":"Exploring modeling and testing of NAND flash memories","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2133734594","doi":"https://doi.org/10.1109/ewdts.2010.5742059","mag":"2133734594"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026593274","display_name":"Stefano Di Carlo","orcid":"https://orcid.org/0000-0002-7512-5356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Stefano Di Carlo","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013055168","display_name":"Michele Fabiano","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Michele Fabiano","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012267516","display_name":"Roberto Piazza","orcid":"https://orcid.org/0000-0003-1308-5456"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Roberto Piazza","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Prinetto","raw_affiliation_strings":["Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica ed Informatica (DAUIN), Politecnico di Turino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Politecnico di Torino, Dipartimento di Automatica ed Informatica (DAUIN), Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5026593274"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":1.4877,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84359705,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"23","issue":null,"first_page":"47","last_page":"50"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.9059624075889587},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.761156439781189},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6883603930473328},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.6479637622833252},{"id":"https://openalex.org/keywords/flash-memory-emulator","display_name":"Flash memory emulator","score":0.4552208483219147},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42342984676361084},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.40675613284111023},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.39697620272636414},{"id":"https://openalex.org/keywords/flash-file-system","display_name":"Flash file system","score":0.3616216480731964},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3526188135147095},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.21202486753463745},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1677369773387909},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.13240405917167664},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.07752186059951782}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.9059624075889587},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.761156439781189},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6883603930473328},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.6479637622833252},{"id":"https://openalex.org/C96535780","wikidata":"https://www.wikidata.org/wiki/Q5457561","display_name":"Flash memory emulator","level":5,"score":0.4552208483219147},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42342984676361084},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.40675613284111023},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.39697620272636414},{"id":"https://openalex.org/C27670709","wikidata":"https://www.wikidata.org/wiki/Q5457555","display_name":"Flash file system","level":4,"score":0.3616216480731964},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3526188135147095},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.21202486753463745},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1677369773387909},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.13240405917167664},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.07752186059951782},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ewdts.2010.5742059","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742059","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2379482","is_oa":false,"landing_page_url":"http://porto.polito.it/2379482/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1516564058","https://openalex.org/W1956019682","https://openalex.org/W2084597789","https://openalex.org/W2096823899","https://openalex.org/W2111865441","https://openalex.org/W2111985228","https://openalex.org/W2113358566","https://openalex.org/W2121143664","https://openalex.org/W2121842885","https://openalex.org/W2128608236","https://openalex.org/W2128637172","https://openalex.org/W2131303839","https://openalex.org/W2135288278","https://openalex.org/W2155346655","https://openalex.org/W2538434588","https://openalex.org/W6630647635","https://openalex.org/W6640682228","https://openalex.org/W6678258098"],"related_works":["https://openalex.org/W2355887979","https://openalex.org/W1994190181","https://openalex.org/W4230869547","https://openalex.org/W4249238298","https://openalex.org/W1985253609","https://openalex.org/W2351735955","https://openalex.org/W2377176303","https://openalex.org/W2349131258","https://openalex.org/W2108442992","https://openalex.org/W2375456104"],"abstract_inverted_index":{"Testing":[0],"NAND":[1,46,70,84],"flash":[2,47,71],"memories":[3],"is":[4,34,95],"a":[5,26,28,57,76,89],"very":[6],"complex":[7],"issue":[8],"due":[9],"to":[10],"the":[11,16,19,65],"rapid":[12],"scaling":[13],"down":[14],"of":[15],"technology":[17,31,79],"and":[18,30,38,45,78],"related":[20],"floating":[21],"gate":[22],"reliability":[23],"issues:":[24],"as":[25,56],"consequence":[27],"complete":[29],"independent":[32,80],"test":[33,93],"needed.":[35],"Several":[36],"faults":[37],"disturbances":[39],"were":[40],"identified":[41],"both":[42],"for":[43,69,83,87],"NOR":[44],"memories:":[48,72],"however":[49],"they":[50],"has":[51],"never":[52],"been":[53],"considered":[54],"together":[55],"whole.":[58],"In":[59],"this":[60],"work":[61],"we":[62,74],"analyze":[63],"all":[64],"possible":[66],"fault":[67,81],"models":[68],"thus":[73],"define":[75],"comprehensive":[77,92],"model":[82],"Flash":[85],"memories,":[86],"which":[88],"simple":[90],"but":[91],"method":[94],"presented.":[96]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}