{"id":"https://openalex.org/W2137092215","doi":"https://doi.org/10.1109/ewdts.2010.5742051","title":"Implementation of a new paradigm in design of IIR digital filters","display_name":"Implementation of a new paradigm in design of IIR digital filters","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2137092215","doi":"https://doi.org/10.1109/ewdts.2010.5742051","mag":"2137092215"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058948510","display_name":"Vladislav Lesnikov","orcid":"https://orcid.org/0000-0002-5034-291X"},"institutions":[{"id":"https://openalex.org/I4210103655","display_name":"Vyatka State University","ror":"https://ror.org/01anxqg21","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210103655"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Vladislav A. Lesnikov","raw_affiliation_strings":["Vyatka State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vyatka State University, Russia","institution_ids":["https://openalex.org/I4210103655"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001942583","display_name":"Alexander Chastikov","orcid":"https://orcid.org/0000-0002-1998-7787"},"institutions":[{"id":"https://openalex.org/I4210103655","display_name":"Vyatka State University","ror":"https://ror.org/01anxqg21","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210103655"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Alexander V. Chastikov","raw_affiliation_strings":["Vyatka State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vyatka State University, Russia","institution_ids":["https://openalex.org/I4210103655"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063881678","display_name":"Tatiana Naumovich","orcid":"https://orcid.org/0000-0002-3659-2664"},"institutions":[{"id":"https://openalex.org/I4210103655","display_name":"Vyatka State University","ror":"https://ror.org/01anxqg21","country_code":"RU","type":"education","lineage":["https://openalex.org/I4210103655"]}],"countries":["RU"],"is_corresponding":false,"raw_author_name":"Tatiana V. Naumovich","raw_affiliation_strings":["Vyatka State University, Russia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Vyatka State University, Russia","institution_ids":["https://openalex.org/I4210103655"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071058259","display_name":"Sergey V. Armishev","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sergey V. Armishev","raw_affiliation_strings":["Rondosoft, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rondosoft, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5449,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.65763069,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"63","issue":null,"first_page":"156","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.98089998960495,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.98089998960495,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9772999882698059,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9559999704360962,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.7753693461418152},{"id":"https://openalex.org/keywords/infinite-impulse-response","display_name":"Infinite impulse response","score":0.7382742166519165},{"id":"https://openalex.org/keywords/2d-filters","display_name":"2D Filters","score":0.6908190250396729},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6899906396865845},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.590147078037262},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5542532205581665},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.5475011467933655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.488784521818161},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4456270635128021},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3847085237503052},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34646573662757874},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.32533276081085205},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.2829049229621887},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25081437826156616},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2138787806034088},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.17801588773727417},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1610058844089508}],"concepts":[{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.7753693461418152},{"id":"https://openalex.org/C183816354","wikidata":"https://www.wikidata.org/wiki/Q665617","display_name":"Infinite impulse response","level":4,"score":0.7382742166519165},{"id":"https://openalex.org/C100106864","wikidata":"https://www.wikidata.org/wiki/Q16001029","display_name":"2D Filters","level":5,"score":0.6908190250396729},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6899906396865845},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.590147078037262},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5542532205581665},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.5475011467933655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.488784521818161},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4456270635128021},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3847085237503052},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34646573662757874},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32533276081085205},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.2829049229621887},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25081437826156616},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2138787806034088},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.17801588773727417},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1610058844089508},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2010.5742051","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742051","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W597606503","https://openalex.org/W2111713056","https://openalex.org/W2127116076"],"related_works":["https://openalex.org/W2142009384","https://openalex.org/W2810377961","https://openalex.org/W1511779429","https://openalex.org/W762710671","https://openalex.org/W4313296775","https://openalex.org/W3208746183","https://openalex.org/W2010296365","https://openalex.org/W2898725502","https://openalex.org/W2154498341","https://openalex.org/W2031892245"],"abstract_inverted_index":{"Authors":[0],"of":[1,9,11,24,44,56,59],"this":[2,52,60],"paper":[3,53],"have":[4],"presented":[5],"a":[6],"new":[7],"paradigm":[8,61],"design":[10,32],"IIR":[12],"digital":[13,45],"filters":[14,46],"in":[15,30,47],"EWDTS'2009":[16],"symposium.":[17],"It":[18],"is":[19,40],"based":[20],"on":[21,42],"the":[22,25,31],"application":[23],"number-theoretical":[26],"and":[27,35,49],"algebraic":[28],"aspects":[29],"at":[33],"functional":[34],"structural":[36],"levels.":[37],"This":[38],"approach":[39],"focused":[41],"implementation":[43],"FPGA":[48],"ASIC.":[50],"In":[51],"some":[54],"questions":[55],"practical":[57],"realization":[58],"are":[62],"considered.":[63]},"counts_by_year":[{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}