{"id":"https://openalex.org/W2153539810","doi":"https://doi.org/10.1109/ewdts.2010.5742041","title":"Microprogram control unit with code sharing and extended microinstruction format","display_name":"Microprogram control unit with code sharing and extended microinstruction format","publication_year":2010,"publication_date":"2010-09-01","ids":{"openalex":"https://openalex.org/W2153539810","doi":"https://doi.org/10.1109/ewdts.2010.5742041","mag":"2153539810"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2010.5742041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114017949","display_name":"Alexander Barkalov","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Alexander Barkalov","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, Zielona Gora, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079123162","display_name":"Larysa Titarenko","orcid":"https://orcid.org/0000-0001-9558-3322"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Larysa Titarenko","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, Zielona Gora, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029981129","display_name":"Jacek Bieganowski","orcid":"https://orcid.org/0000-0002-3566-6211"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jacek Bieganowski","raw_affiliation_strings":["Institute of Computer Engineering and Electronics, Zielona Gora, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Engineering and Electronics, Zielona Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.18199962,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"149","issue":null,"first_page":"73","last_page":"76"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.977400004863739,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12564","display_name":"Sensor Technology and Measurement Systems","score":0.9758999943733215,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.8414735794067383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8025816679000854},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.7760516405105591},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7299615740776062},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.6286033391952515},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5898681879043579},{"id":"https://openalex.org/keywords/control-unit","display_name":"Control unit","score":0.5372234582901001},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.51523357629776},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4613080322742462},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.4545445144176483},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.44440770149230957},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.44099628925323486},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4409431517124176},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4336458146572113},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4146800935268402},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4019654095172882},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19352588057518005},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13429751992225647}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.8414735794067383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8025816679000854},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.7760516405105591},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7299615740776062},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.6286033391952515},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5898681879043579},{"id":"https://openalex.org/C81988521","wikidata":"https://www.wikidata.org/wiki/Q676838","display_name":"Control unit","level":2,"score":0.5372234582901001},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.51523357629776},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4613080322742462},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.4545445144176483},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.44440770149230957},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.44099628925323486},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4409431517124176},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4336458146572113},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4146800935268402},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4019654095172882},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19352588057518005},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13429751992225647},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2010.5742041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2010.5742041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2010 East-West Design & Test Symposium (EWDTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W49964179","https://openalex.org/W1592787786","https://openalex.org/W1975029631","https://openalex.org/W2026754366","https://openalex.org/W2031432447","https://openalex.org/W2116499380","https://openalex.org/W2129183345","https://openalex.org/W2130471510","https://openalex.org/W2140637751","https://openalex.org/W2150720181","https://openalex.org/W2169594785","https://openalex.org/W2291762012","https://openalex.org/W2483541570","https://openalex.org/W2613117755","https://openalex.org/W4239427185","https://openalex.org/W6696840892"],"related_works":["https://openalex.org/W1904803855","https://openalex.org/W3013792460","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W2990957507","https://openalex.org/W2374125170","https://openalex.org/W2360552902","https://openalex.org/W2584013459","https://openalex.org/W1839326631","https://openalex.org/W79431907"],"abstract_inverted_index":{"The":[0,29,56,82],"paper":[1],"presents":[2],"a":[3],"synthesis":[4,97],"method":[5,30,61],"that":[6],"allows":[7],"reduction":[8],"of":[9,12,20,50,59,66,75,88,92,96],"the":[10,60,76,89],"number":[11],"look-up":[13],"table":[14],"(LUT)":[15],"elements":[16],"in":[17,48,72,98],"logic":[18],"circuits":[19],"compositional":[21],"microprogram":[22],"control":[23,73],"units":[24],"(CMCU)":[25],"with":[26,39],"code":[27],"sharing.":[28],"is":[31,62],"mainly":[32],"targeted":[33],"for":[34,86],"field-programmable":[35],"gate":[36],"arrays":[37],"(FPGA)":[38],"embedded-memory":[40],"blocks":[41],"(EMB)":[42],"but":[43],"can":[44],"be":[45],"also":[46],"used":[47],"case":[49],"Complex":[51],"Programmable":[52],"Logic":[53],"Devices":[54],"(CPLD).":[55],"main":[57],"idea":[58],"to":[63,78],"use":[64],"classes":[65],"pseudoequivalent":[67],"operational":[68],"linear":[69],"chains,":[70],"stored":[71],"memory":[74],"unit,":[77],"save":[79],"LUT":[80],"elements.":[81],"article":[83],"contains":[84],"conditions":[85],"application":[87],"method,":[90],"example":[91],"design":[93],"and":[94],"results":[95],"Xilinx":[99],"ISE.":[100]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}