{"id":"https://openalex.org/W2005890414","doi":"https://doi.org/10.1109/ewdts.2008.5580158","title":"Concurrent processes synchronisation in statecharts for FPGA implementation","display_name":"Concurrent processes synchronisation in statecharts for FPGA implementation","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2005890414","doi":"https://doi.org/10.1109/ewdts.2008.5580158","mag":"2005890414"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2008.5580158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2008.5580158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009108673","display_name":"Grzegorz \u0141abiak","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Grzegorz Labiak","raw_affiliation_strings":["Comput. Eng. & Electron. Dept., Univ. of Zielona Gora, Gora, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Comput. Eng. & Electron. Dept., Univ. of Zielona Gora, Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5112277692","display_name":"Marian Adamski","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Marian Adamski","raw_affiliation_strings":["Computer Engineering & Electronics Department, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","Comput. Eng. & Electron. Dept., Univ. of Zielona Gora, Gora, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering & Electronics Department, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]},{"raw_affiliation_string":"Comput. Eng. & Electron. Dept., Univ. of Zielona Gora, Gora, Poland","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.07774483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"59","last_page":"64"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11125","display_name":"Petri Nets in System Modeling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8014827966690063},{"id":"https://openalex.org/keywords/petri-net","display_name":"Petri net","score":0.6805874109268188},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.57736736536026},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.550649106502533},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5182742476463318},{"id":"https://openalex.org/keywords/uml-tool","display_name":"UML tool","score":0.5181288123130798},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.510008692741394},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.4892995059490204},{"id":"https://openalex.org/keywords/formal-specification","display_name":"Formal specification","score":0.47552016377449036},{"id":"https://openalex.org/keywords/applications-of-uml","display_name":"Applications of UML","score":0.4710312485694885},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46278220415115356},{"id":"https://openalex.org/keywords/formal-methods","display_name":"Formal methods","score":0.41887402534484863},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3667990267276764},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.15386375784873962}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8014827966690063},{"id":"https://openalex.org/C38677869","wikidata":"https://www.wikidata.org/wiki/Q724168","display_name":"Petri net","level":2,"score":0.6805874109268188},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.57736736536026},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.550649106502533},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5182742476463318},{"id":"https://openalex.org/C146939238","wikidata":"https://www.wikidata.org/wiki/Q2467310","display_name":"UML tool","level":4,"score":0.5181288123130798},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.510008692741394},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.4892995059490204},{"id":"https://openalex.org/C116253237","wikidata":"https://www.wikidata.org/wiki/Q1437424","display_name":"Formal specification","level":2,"score":0.47552016377449036},{"id":"https://openalex.org/C41298492","wikidata":"https://www.wikidata.org/wiki/Q4781506","display_name":"Applications of UML","level":4,"score":0.4710312485694885},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46278220415115356},{"id":"https://openalex.org/C75606506","wikidata":"https://www.wikidata.org/wiki/Q1049183","display_name":"Formal methods","level":2,"score":0.41887402534484863},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3667990267276764},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.15386375784873962},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2008.5580158","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2008.5580158","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W40309502","https://openalex.org/W591480010","https://openalex.org/W1893735096","https://openalex.org/W1918908119","https://openalex.org/W1973256686","https://openalex.org/W2014305198","https://openalex.org/W2023721897","https://openalex.org/W2099529102","https://openalex.org/W6617595504"],"related_works":["https://openalex.org/W4230811716","https://openalex.org/W4241150048","https://openalex.org/W1601767717","https://openalex.org/W1991550997","https://openalex.org/W2406303540","https://openalex.org/W2064897848","https://openalex.org/W2150469568","https://openalex.org/W2033930908","https://openalex.org/W2387087283","https://openalex.org/W2103939680"],"abstract_inverted_index":{"In":[0,171],"this":[1],"paper":[2,173],"useful":[3],"methods":[4,178],"of":[5,46,64,77,106,126,209,216],"concurrent":[6,55,151],"processes":[7,56],"synchronization":[8,177],"in":[9],"UML":[10,90,187,194],"state":[11,152,156],"machine":[12,153],"diagrams":[13],"are":[14,57,179],"presented.":[15],"It":[16,146],"is":[17,93,133,147,199],"not":[18],"easy":[19],"to":[20,73],"transform":[21],"complex":[22],"behaviour":[23,63],"description":[24,107,166],"into":[25,88,158,160],"statecharts,":[26],"even":[27],"if":[28],"the":[29,62,75,79,89,112,172,193,207],"formal":[30,84],"specification":[31,81,132],"has":[32],"already":[33],"been":[34],"given,":[35],"for":[36,168,212],"example":[37,169],"as":[38,69],"a":[39,70,83,109,136,142,213],"hierarchical":[40,150],"Petri":[41,85],"net.":[42],"Both":[43],"graphical":[44,188],"forms":[45],"specifications":[47],"can":[48,117],"be":[49,118,129],"used":[50],"simultaneously,":[51],"especially":[52],"when":[53],"overlapped":[54],"considered.":[58],"The":[59,104,131,196],"authors":[60],"specify":[61],"an":[65],"industrial":[66],"chemical":[67],"controller":[68],"case":[71],"study":[72],"demonstrate":[74],"way":[76],"transforming":[78],"verbal":[80],"through":[82,155],"net":[86],"model":[87],"format,":[91],"which":[92,116],"more":[94,96],"and":[95,99,123,141,185],"frequently":[97],"understood":[98],"widely":[100],"accepted":[101,191],"by":[102,164,181,192,202],"industry.":[103],"diversification":[105],"gives":[108],"chance":[110],"that":[111],"obtained":[113],"design":[114,144],"result,":[115],"seen":[119],"both":[120],"from":[121,135],"theoretical":[122],"practical":[124],"points":[125],"view,":[127],"will":[128],"correct.":[130],"considered":[134],"reconfigurable":[137,217],"hardware":[138,165],"implementation":[139,154],"side":[140],"digital":[143],"methodology.":[145],"based":[148],"on":[149],"encoding":[157],"mapping":[159],"FPGA":[161],"matrices,":[162],"supported":[163,201],"languages,":[167],"VHDL.":[170],"some":[174],"effective":[175],"process":[176],"included:":[180],"introducing":[182],"global":[183],"variables":[184],"using":[186],"synch":[189],"states":[190],"standard.":[195],"proposed":[197],"methodology":[198],"fully":[200],"system":[203],"HiCoS,":[204],"developed":[205],"at":[206],"University":[208],"Zielona":[210],"G\u00f3ra":[211],"rapid":[214],"prototyping":[215],"logic":[218],"controllers.":[219]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}