{"id":"https://openalex.org/W2161086753","doi":"https://doi.org/10.1109/ewdts.2008.5580156","title":"An advanced method for synthesizing TLM2-based interfaces","display_name":"An advanced method for synthesizing TLM2-based interfaces","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2161086753","doi":"https://doi.org/10.1109/ewdts.2008.5580156","mag":"2161086753"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2008.5580156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2008.5580156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081819267","display_name":"Nadereh Hatami","orcid":"https://orcid.org/0000-0002-0550-5695"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Nadereh Hatami","raw_affiliation_strings":["Electrical and Computer Engineering School, University of Tehran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering School, University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["Electrical and Computer Engineering School, University of Tehran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering School, University of Tehran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13560474,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"104","last_page":"108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8361343741416931},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.6117190718650818},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5769091248512268},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.5763505697250366},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5611271858215332},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5434489846229553},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5388962626457214},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5384471416473389},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5000205039978027},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4683462977409363},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.46678033471107483},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.43184131383895874},{"id":"https://openalex.org/keywords/abstraction-layer","display_name":"Abstraction layer","score":0.4212644100189209},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3937999904155731},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37328821420669556},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.2646320164203644},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.205053448677063},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15836569666862488},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14487135410308838}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8361343741416931},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.6117190718650818},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5769091248512268},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.5763505697250366},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5611271858215332},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5434489846229553},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5388962626457214},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5384471416473389},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5000205039978027},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4683462977409363},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.46678033471107483},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.43184131383895874},{"id":"https://openalex.org/C147358964","wikidata":"https://www.wikidata.org/wiki/Q1200992","display_name":"Abstraction layer","level":3,"score":0.4212644100189209},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3937999904155731},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37328821420669556},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.2646320164203644},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.205053448677063},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15836569666862488},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14487135410308838},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ewdts.2008.5580156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2008.5580156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1525885020","https://openalex.org/W1536710422","https://openalex.org/W2120346621","https://openalex.org/W2151174323","https://openalex.org/W2481725867","https://openalex.org/W3150294762","https://openalex.org/W4238435901","https://openalex.org/W6820139873"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W4247397443","https://openalex.org/W2035296141","https://openalex.org/W2587250745","https://openalex.org/W2156420848","https://openalex.org/W2548514518","https://openalex.org/W3206586607","https://openalex.org/W1831349210","https://openalex.org/W1956832902","https://openalex.org/W4360994686"],"abstract_inverted_index":{"Transaction":[0],"Level":[1],"Modeling":[2],"(TLM)":[3],"describes":[4],"system":[5],"on":[6,97],"chips":[7],"at":[8],"a":[9,52,101,107,111],"high":[10],"abstraction":[11],"level":[12],"in":[13,104],"which":[14,33,65],"simulation":[15,40],"is":[16],"faster":[17],"than":[18],"the":[19,25,34,38,43,76,83],"traditional":[20],"design":[21,84],"flow.":[22],"TLM2":[23],"serves":[24],"designer":[26],"with":[27,42],"three":[28],"distinct":[29],"coding":[30],"styles":[31],"among":[32],"untimed":[35,57],"style":[36],"has":[37],"best":[39],"speed":[41,81],"lowest":[44],"accuracy.":[45],"In":[46],"this":[47],"paper,":[48],"we":[49],"are":[50],"presenting":[51],"method":[53,90],"of":[54],"synthesizing":[55],"TLM":[56,92],"descriptions":[58],"directly":[59],"to":[60,70,91],"synthesizable":[61],"behavioral":[62],"description":[63],"from":[64],"they":[66],"can":[67],"be":[68],"converted":[69],"RTL.":[71],"This":[72],"direct":[73],"mapping":[74],"skips":[75],"intermediate":[77],"synthesis":[78],"steps":[79],"and":[80,94,113],"up":[82],"process.":[85],"We":[86],"restrict":[87],"our":[88],"proposed":[89],"interfaces":[93],"specifically":[95],"work":[96],"DMA":[98],"devices":[99],"as":[100],"common":[102,108],"interface":[103],"communications":[105],"sharing":[106],"bus":[109],"between":[110],"processor":[112],"its":[114],"I/O":[115],"devices.":[116]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}