{"id":"https://openalex.org/W2164666318","doi":"https://doi.org/10.1109/ewdts.2008.5580148","title":"Partitioning, floor planning, detailed placement and routing techniques for schematic generation of analog netlist","display_name":"Partitioning, floor planning, detailed placement and routing techniques for schematic generation of analog netlist","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2164666318","doi":"https://doi.org/10.1109/ewdts.2008.5580148","mag":"2164666318"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2008.5580148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2008.5580148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001713854","display_name":"Bikram Garg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bikram Garg","raw_affiliation_strings":["Mentor Graphics, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110790107","display_name":"Ashish S. Agrawal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ashish Agrawal","raw_affiliation_strings":["Mentor Graphics, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110269865","display_name":"Rajeev Sehgal","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rajeev Sehgal","raw_affiliation_strings":["Mentor Graphics, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102256962","display_name":"Amarpal Singh","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Amarpal Singh","raw_affiliation_strings":["Mentor Graphics, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022071713","display_name":"Manish Khanna","orcid":"https://orcid.org/0000-0002-2890-869X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manish Khanna","raw_affiliation_strings":["Mentor Graphics, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.13779557,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"379","last_page":"382"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9788791537284851},{"id":"https://openalex.org/keywords/schematic","display_name":"Schematic","score":0.926628589630127},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.664861261844635},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5618882179260254},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46245574951171875},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36276042461395264},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3255993127822876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.29565948247909546},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2250804305076599}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9788791537284851},{"id":"https://openalex.org/C192328126","wikidata":"https://www.wikidata.org/wiki/Q4514647","display_name":"Schematic","level":2,"score":0.926628589630127},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.664861261844635},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5618882179260254},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46245574951171875},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36276042461395264},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3255993127822876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.29565948247909546},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2250804305076599}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ewdts.2008.5580148","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2008.5580148","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.332.1035","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.332.1035","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ewdtest.com/conf/proc08/ewdts08-53.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1987527119","https://openalex.org/W1987980734","https://openalex.org/W2137326236","https://openalex.org/W2161455936","https://openalex.org/W2171177233"],"related_works":["https://openalex.org/W2253391080","https://openalex.org/W2365383750","https://openalex.org/W144590410","https://openalex.org/W2164666318","https://openalex.org/W1590828620","https://openalex.org/W2147968839","https://openalex.org/W2100447044","https://openalex.org/W2113225350","https://openalex.org/W1435266366","https://openalex.org/W1156564840"],"abstract_inverted_index":{"The":[0,29,54,79,119],"schematic":[1,39,59,82],"generator":[2],"has":[3],"become":[4],"a":[5,37,41,92,100,136],"very":[6],"powerful":[7],"debug":[8],"tool":[9],"in":[10,12,35,90,96,112,126],"EDA":[11],"all":[13],"of":[14,94,105],"the":[15,26,52,86,117,122],"flows":[16],"whether":[17],"it":[18],"is":[19],"RTL,":[20],"Synthesis,":[21],"formal":[22],"verification":[23],"or":[24,135,139],"at":[25],"layout":[27],"level.":[28],"paper":[30,55,120],"talks":[31],"about":[32],"various":[33,58],"challenges":[34,123],"showing":[36],"\"good\"":[38],"for":[40],"spice":[42,97],"netlist":[43,98],"and":[44,74,77,102,128],"then":[45],"proposes":[46],"novel":[47],"algorithms":[48],"used":[49,64],"to":[50,108,115],"generate":[51],"schematic.":[53],"also":[56],"links":[57],"generation":[60,83],"stages":[61],"with":[62],"techniques":[63],"by":[65],"P&R":[66],"tools":[67],"such":[68],"as":[69],"floor":[70],"planning,":[71],"global":[72],"routing,":[73],"detailed":[75],"placement":[76],"routing.":[78],"transistor":[80],"level":[81,88],"differs":[84],"from":[85],"gate":[87],"schematic,":[89],"that":[91,124],"set":[93,104],"transistors":[95,106],"forms":[99],"logic":[101,134],"these":[103,130],"need":[107],"be":[109],"placed":[110],"together":[111],"some":[113],"symmetry":[114],"represent":[116,133],"logic.":[118],"addresses":[121],"lie":[125],"placing":[127],"extracting":[129],"components":[131],"which":[132],"current":[137],"flow":[138],"cascade":[140],"effect.":[141]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}