{"id":"https://openalex.org/W2059475038","doi":"https://doi.org/10.1109/ewdts.2008.5580140","title":"System level hardware design and simulation with SystemAda","display_name":"System level hardware design and simulation with SystemAda","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2059475038","doi":"https://doi.org/10.1109/ewdts.2008.5580140","mag":"2059475038"},"language":"en","primary_location":{"id":"doi:10.1109/ewdts.2008.5580140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2008.5580140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053374807","display_name":"Negin Mahani","orcid":"https://orcid.org/0000-0001-5232-3539"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Negin Mahani","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Tehran, Tehran, IRAN","Electr. & Comput. Eng. Dept., Univ. of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Tehran, Tehran, IRAN","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077497024","display_name":"Parnian Mokri","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Parnian Mokri","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Tehran, Tehran, IRAN","Electr. & Comput. Eng. Dept., Univ. of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Tehran, Tehran, IRAN","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Tehran, Tehran, IRAN","Electr. & Comput. Eng. Dept., Univ. of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Tehran, Tehran, IRAN","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Dept., Univ. of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07554582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"190","last_page":"193"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8416684865951538},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8377695083618164},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.737336277961731},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.6393020153045654},{"id":"https://openalex.org/keywords/structuring","display_name":"Structuring","score":0.5765925049781799},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.5672264695167542},{"id":"https://openalex.org/keywords/transaction-level-modeling","display_name":"Transaction-level modeling","score":0.5516942739486694},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5039946436882019},{"id":"https://openalex.org/keywords/modeling-language","display_name":"Modeling language","score":0.46341413259506226},{"id":"https://openalex.org/keywords/high-level-programming-language","display_name":"High-level programming language","score":0.45246291160583496},{"id":"https://openalex.org/keywords/systems-design","display_name":"Systems design","score":0.450765460729599},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.44671863317489624},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.39227569103240967},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3749145269393921},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20348191261291504},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.19586023688316345},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.16628214716911316},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.13048985600471497}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8416684865951538},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8377695083618164},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.737336277961731},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.6393020153045654},{"id":"https://openalex.org/C2775945657","wikidata":"https://www.wikidata.org/wiki/Q381442","display_name":"Structuring","level":2,"score":0.5765925049781799},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.5672264695167542},{"id":"https://openalex.org/C169571997","wikidata":"https://www.wikidata.org/wiki/Q966099","display_name":"Transaction-level modeling","level":3,"score":0.5516942739486694},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5039946436882019},{"id":"https://openalex.org/C179603123","wikidata":"https://www.wikidata.org/wiki/Q1941921","display_name":"Modeling language","level":3,"score":0.46341413259506226},{"id":"https://openalex.org/C19024347","wikidata":"https://www.wikidata.org/wiki/Q211496","display_name":"High-level programming language","level":3,"score":0.45246291160583496},{"id":"https://openalex.org/C31352089","wikidata":"https://www.wikidata.org/wiki/Q3750474","display_name":"Systems design","level":2,"score":0.450765460729599},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.44671863317489624},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.39227569103240967},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3749145269393921},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20348191261291504},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.19586023688316345},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.16628214716911316},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.13048985600471497},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ewdts.2008.5580140","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ewdts.2008.5580140","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of IEEE East-West Design & Test Symposium (EWDTS'08)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.543.7017","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.543.7017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ewdtest.com/conf/proc08/ewdts08-84.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W632146583","https://openalex.org/W1738634031","https://openalex.org/W1974895415","https://openalex.org/W2151174323","https://openalex.org/W4238435901","https://openalex.org/W6637588785","https://openalex.org/W6820139873"],"related_works":["https://openalex.org/W1525398417","https://openalex.org/W2069603759","https://openalex.org/W2533881872","https://openalex.org/W2266880325","https://openalex.org/W2097331811","https://openalex.org/W2112120387","https://openalex.org/W1981924702","https://openalex.org/W2104183572","https://openalex.org/W2532163536","https://openalex.org/W2133071611"],"abstract_inverted_index":{"Recent":[0],"research":[1],"in":[2,31],"the":[3,16,41,90],"system":[4,58,75,110],"level":[5],"design":[6,25,42,59],"field":[7],"has":[8,36],"produced":[9],"a":[10,37,56,74,94],"number":[11],"of":[12,18,21,43,49],"techniques":[13,23],"for":[14,108,124],"structuring":[15],"understanding":[17],"systems.":[19],"Many":[20],"these":[22,64,129],"produce":[24],"structures":[26,113],"that":[27],"are":[28],"easily":[29],"expressible":[30],"Ada":[32,34,72,83,104,126],"language.":[33],"language":[35,60,77,106],"structure":[38],"which":[39,80],"allows":[40],"systems":[44],"to":[45,61,70,88,127],"be":[46,55],"expressed":[47],"independently":[48],"its":[50],"implementation":[51],"and":[52,112],"thus":[53],"can":[54],"good":[57],"use":[62,71,82],"with":[63],"techniques.":[65],"This":[66,101,119],"paper":[67,102,120],"describes":[68],"how":[69],"as":[73,86,93],"description":[76],"like":[78],"SystemC,":[79],"will":[81],"compilers":[84],"(such":[85],"Gnat)":[87],"evaluate":[89],"written":[91],"program":[92],"system;":[95],"we":[96],"have":[97],"named":[98],"it,":[99],"SystemAda.":[100],"reviews":[103],"programming":[105],"requirements":[107],"modeling":[109],"behavior":[111],"at":[114],"Transaction":[115],"Level":[116],"Modeling":[117],"(TLM).":[118],"considers":[121],"possible":[122],"approaches":[123],"extending":[125],"meet":[128],"requirements.":[130]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}