{"id":"https://openalex.org/W2198118575","doi":"https://doi.org/10.1109/eusipco.2015.7362650","title":"FPGA implementation of a MIMO DFE IN 40 GB/S DQPSK optical links","display_name":"FPGA implementation of a MIMO DFE IN 40 GB/S DQPSK optical links","publication_year":2015,"publication_date":"2015-08-01","ids":{"openalex":"https://openalex.org/W2198118575","doi":"https://doi.org/10.1109/eusipco.2015.7362650","mag":"2198118575"},"language":"en","primary_location":{"id":"doi:10.1109/eusipco.2015.7362650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eusipco.2015.7362650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 23rd European Signal Processing Conference (EUSIPCO)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045697285","display_name":"A. Emeretlis","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"A. Emeretlis","raw_affiliation_strings":["Dept. of Electrical and Computer Eng., University of Patras, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Eng., University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076263413","display_name":"V. Kefelouras","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"V. Kefelouras","raw_affiliation_strings":["Dept. of Electrical and Computer Eng., University of Patras, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Eng., University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114461894","display_name":"Georgios Theodoridis","orcid":"https://orcid.org/0009-0004-0245-2358"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Theodoridis","raw_affiliation_strings":["Dept. of Electrical and Computer Eng., University of Patras, Patras, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Eng., University of Patras, Patras, Greece","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068517479","display_name":"Maki Nanou","orcid":null},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"M. Nanou","raw_affiliation_strings":["Dept. of Informatics and Telecom., University of Peloponnese, Tripoli, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics and Telecom., University of Peloponnese, Tripoli, Greece","institution_ids":["https://openalex.org/I158716096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014512926","display_name":"Christina Politi","orcid":"https://orcid.org/0000-0001-7382-3129"},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"C. Politi","raw_affiliation_strings":["Dept. of Informatics and Telecom., University of Peloponnese, Tripoli, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics and Telecom., University of Peloponnese, Tripoli, Greece","institution_ids":["https://openalex.org/I158716096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003053361","display_name":"Kristina Georgoulakis","orcid":null},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"K. Georgoulakis","raw_affiliation_strings":["Dept. of Informatics and Telecom., University of Peloponnese, Tripoli, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics and Telecom., University of Peloponnese, Tripoli, Greece","institution_ids":["https://openalex.org/I158716096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020245229","display_name":"George-Othon Glentis","orcid":"https://orcid.org/0009-0007-3125-1522"},"institutions":[{"id":"https://openalex.org/I158716096","display_name":"University of Peloponnese","ror":"https://ror.org/04d4d3c02","country_code":"GR","type":"education","lineage":["https://openalex.org/I158716096"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G. Glentis","raw_affiliation_strings":["Dept. of Informatics and Telecom., University of Peloponnese, Tripoli, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics and Telecom., University of Peloponnese, Tripoli, Greece","institution_ids":["https://openalex.org/I158716096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2353,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.77093676,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1581","last_page":"1585"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10767","display_name":"Advanced Photonic Communication Systems","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7276244163513184},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7149657607078552},{"id":"https://openalex.org/keywords/mimo","display_name":"MIMO","score":0.569962739944458},{"id":"https://openalex.org/keywords/compensation","display_name":"Compensation (psychology)","score":0.5504478216171265},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5483319759368896},{"id":"https://openalex.org/keywords/phase-shift-keying","display_name":"Phase-shift keying","score":0.5320699214935303},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.46679431200027466},{"id":"https://openalex.org/keywords/residual","display_name":"Residual","score":0.4318034052848816},{"id":"https://openalex.org/keywords/adaptive-equalizer","display_name":"Adaptive equalizer","score":0.42384621500968933},{"id":"https://openalex.org/keywords/bit-error-rate","display_name":"Bit error rate","score":0.417140930891037},{"id":"https://openalex.org/keywords/equalizer","display_name":"Equalizer","score":0.41522645950317383},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4149785041809082},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.27050185203552246},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16786164045333862},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16526168584823608},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1574866771697998}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7276244163513184},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7149657607078552},{"id":"https://openalex.org/C207987634","wikidata":"https://www.wikidata.org/wiki/Q176862","display_name":"MIMO","level":3,"score":0.569962739944458},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.5504478216171265},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5483319759368896},{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.5320699214935303},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.46679431200027466},{"id":"https://openalex.org/C155512373","wikidata":"https://www.wikidata.org/wiki/Q287450","display_name":"Residual","level":2,"score":0.4318034052848816},{"id":"https://openalex.org/C25125847","wikidata":"https://www.wikidata.org/wiki/Q4680741","display_name":"Adaptive equalizer","level":4,"score":0.42384621500968933},{"id":"https://openalex.org/C56296756","wikidata":"https://www.wikidata.org/wiki/Q840922","display_name":"Bit error rate","level":3,"score":0.417140930891037},{"id":"https://openalex.org/C67545415","wikidata":"https://www.wikidata.org/wiki/Q5384218","display_name":"Equalizer","level":3,"score":0.41522645950317383},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4149785041809082},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.27050185203552246},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16786164045333862},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16526168584823608},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1574866771697998},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C11171543","wikidata":"https://www.wikidata.org/wiki/Q41630","display_name":"Psychoanalysis","level":1,"score":0.0},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/eusipco.2015.7362650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eusipco.2015.7362650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 23rd European Signal Processing Conference (EUSIPCO)","raw_type":"proceedings-article"},{"id":"pmh:oai:shura.shu.ac.uk:18372","is_oa":false,"landing_page_url":"http://orcid.org/0000-0001-9591-913X>,","pdf_url":null,"source":{"id":"https://openalex.org/S4306401600","display_name":"SHURA (Sheffield Hallam University Research Archive) (Sheffield Hallam University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I71422933","host_organization_name":"Sheffield Hallam University","host_organization_lineage":["https://openalex.org/I71422933"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"Book Section"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7400000095367432}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W10156823","https://openalex.org/W1966020892","https://openalex.org/W2011654100","https://openalex.org/W2054610985","https://openalex.org/W2082041666","https://openalex.org/W2106315736","https://openalex.org/W2116786575","https://openalex.org/W2121621031","https://openalex.org/W2125540128","https://openalex.org/W2130008580","https://openalex.org/W2131484126","https://openalex.org/W2169889350","https://openalex.org/W2610805269","https://openalex.org/W4239240501"],"related_works":["https://openalex.org/W2352178434","https://openalex.org/W2979019709","https://openalex.org/W2134737891","https://openalex.org/W2366224618","https://openalex.org/W2018366688","https://openalex.org/W2170110141","https://openalex.org/W2045849368","https://openalex.org/W3083071902","https://openalex.org/W2310611082","https://openalex.org/W1640794007"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3],"FPGA":[4,108],"implementation":[5],"of":[6,23,77],"a":[7,85,102],"Multi":[8,10],"Input":[9],"Output":[11],"(MIMO)":[12],"Decision":[13],"Feedback":[14],"equalizer":[15,42],"(DFE)":[16],"is":[17,43,65,99],"proposed,":[18],"for":[19,45],"the":[20,24,46,49,55,74,78,81],"electronic":[21,47],"compensation":[22,48],"impairments":[25],"in":[26,73],"40Gb/s":[27],"Intensity":[28],"Modulated":[29],"Direct":[30],"Detection":[31],"(IM/DD)":[32],"optical":[33,59],"communication":[34],"links":[35],"employing":[36],"NRZ":[37],"DQPSK":[38],"signaling.":[39],"The":[40,61],"proposed":[41],"used":[44],"residual":[50],"Chromatic":[51],"Dispersion":[52],"(CD)":[53],"along":[54],"installed":[56],"optically":[57],"compensated":[58],"paths.":[60],"required":[62],"processing":[63,83],"rate":[64],"achieved":[66],"by":[67],"applying":[68],"intensive":[69],"pipelining":[70],"and":[71,94],"parallelism":[72],"original":[75],"architecture":[76],"equalizer.":[79],"At":[80],"given":[82],"rate,":[84],"8-input":[86],"2-output":[87],"DFE":[88],"involving":[89],"three":[90],"taps":[91,96],"feedforward":[92],"filtering":[93,98],"two":[95],"backward":[97],"implemented":[100],"on":[101],"single,":[103],"cutting":[104],"edge":[105],"technology,":[106],"Xilinx":[107],"device.":[109]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}