{"id":"https://openalex.org/W1981603979","doi":"https://doi.org/10.1109/eurocon.2013.6625226","title":"Two on-chip bandwidth calibration methods for phase-locked loops used in wireless transceiver applications","display_name":"Two on-chip bandwidth calibration methods for phase-locked loops used in wireless transceiver applications","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W1981603979","doi":"https://doi.org/10.1109/eurocon.2013.6625226","mag":"1981603979"},"language":"en","primary_location":{"id":"doi:10.1109/eurocon.2013.6625226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurocon.2013.6625226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eurocon 2013","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071845974","display_name":"Hartwig Unterassinger","orcid":null},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Hartwig Unterassinger","raw_affiliation_strings":["Institute of Electronics, Graz University of Technology, Graz, Austria","Inst. of Electron., Graz Univ. of Technol., Graz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Graz University of Technology, Graz, Austria","institution_ids":["https://openalex.org/I4092182"]},{"raw_affiliation_string":"Inst. of Electron., Graz Univ. of Technol., Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015389789","display_name":"Martin Flatscher","orcid":null},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]},{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Martin Flatscher","raw_affiliation_strings":["Development Center, Infineon Technologies Austria AG, Graz, Austria","Dev. Center Graz, Infineon Technol. Austria AG, Graz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center, Infineon Technologies Austria AG, Graz, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Dev. Center Graz, Infineon Technol. Austria AG, Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079255833","display_name":"Tony Gschier","orcid":null},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]},{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Tony Gschier","raw_affiliation_strings":["Development Center, Infineon Technologies Austria AG, Graz, Austria","Dev. Center Graz, Infineon Technol. Austria AG, Graz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center, Infineon Technologies Austria AG, Graz, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Dev. Center Graz, Infineon Technol. Austria AG, Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087516809","display_name":"J. Jongsma","orcid":null},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]},{"id":"https://openalex.org/I4210131793","display_name":"Infineon Technologies (Austria)","ror":"https://ror.org/03msng824","country_code":"AT","type":"company","lineage":["https://openalex.org/I137594350","https://openalex.org/I4210131793"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Jakob Jongsma","raw_affiliation_strings":["Development Center, Infineon Technologies Austria AG, Graz, Austria","Dev. Center Graz, Infineon Technol. Austria AG, Graz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Development Center, Infineon Technologies Austria AG, Graz, Austria","institution_ids":["https://openalex.org/I4210131793"]},{"raw_affiliation_string":"Dev. Center Graz, Infineon Technol. Austria AG, Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068177083","display_name":"Wolfgang Pribyl","orcid":null},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Wolfgang Pribyl","raw_affiliation_strings":["Institute of Electronics, Graz University of Technology, Graz, Austria","Inst. of Electron., Graz Univ. of Technol., Graz, Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Graz University of Technology, Graz, Austria","institution_ids":["https://openalex.org/I4092182"]},{"raw_affiliation_string":"Inst. of Electron., Graz Univ. of Technol., Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.24,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58721268,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1837","last_page":"1843"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12146","display_name":"Power Line Communications and Noise","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.9123003482818604},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.7777040004730225},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.6803423166275024},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.653032660484314},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6436959505081177},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.539857029914856},{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.5287194848060608},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4602815508842468},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3709688186645508},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.25661998987197876},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.2337518334388733},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1791970133781433}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.9123003482818604},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.7777040004730225},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.6803423166275024},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.653032660484314},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6436959505081177},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.539857029914856},{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.5287194848060608},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4602815508842468},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3709688186645508},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.25661998987197876},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2337518334388733},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1791970133781433}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eurocon.2013.6625226","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurocon.2013.6625226","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eurocon 2013","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5299999713897705,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1965785636","https://openalex.org/W2005586899","https://openalex.org/W2008821014","https://openalex.org/W2052007030","https://openalex.org/W2126505587","https://openalex.org/W2158653250","https://openalex.org/W2160063814","https://openalex.org/W2182756325","https://openalex.org/W3146492496","https://openalex.org/W6663201984"],"related_works":["https://openalex.org/W1576949837","https://openalex.org/W4249165909","https://openalex.org/W2113805088","https://openalex.org/W2117255793","https://openalex.org/W984417604","https://openalex.org/W2498262093","https://openalex.org/W3188388194","https://openalex.org/W4244023365","https://openalex.org/W2188779191","https://openalex.org/W3134930219"],"abstract_inverted_index":{"Phase-locked":[0],"loops":[1],"(PLL)":[2],"are":[3],"essential":[4],"building":[5,93,124],"blocks":[6,94,125],"in":[7,120,126,175],"wireless":[8],"transceivers.":[9],"Concerning":[10],"data":[11],"transmission":[12],"and":[13,71,113,119,145,155,183,217],"reception":[14],"the":[15,18,23,27,34,42,50,53,59,82,101,110,140,146,149,153,158,190],"performance":[16,25,56,84],"of":[17,26,33,52,95,109,157,189],"PLL":[19,43,54,60,83,102,141,159,191],"is":[20,62,76,195],"crucial":[21],"for":[22,45,204,211],"overall":[24],"whole":[28],"system.":[29],"The":[30,132,162,187,208],"transmitter":[31],"architecture":[32,112],"presented":[35],"system":[36],"does":[37],"not":[38],"use":[39,92,106],"mixers":[40],"but":[41],"itself":[44],"FSK":[46],"modulation.":[47],"Therefore":[48],"especially":[49],"bandwidth":[51,61,74,130,192],"influences":[55],"parameters.":[57],"As":[58],"subject":[63],"to":[64,68,80,99,128,138,151,200],"significant":[65],"variations":[66],"due":[67],"process,":[69],"temperature":[70],"supply":[72],"voltage,":[73],"calibration":[75,194,212],"an":[77,96,136,184,205],"important":[78],"measure":[79,139],"ensure":[81],"specifications.":[85],"This":[86],"paper":[87],"presents":[88],"two":[89],"methods":[90,105,164],"which":[91],"existing":[97,107],"transceiver":[98,111],"calibrate":[100],"bandwidth.":[103],"Both":[104],"features":[108],"therefore":[114],"require":[115],"only":[116],"minimal":[117],"adjustments":[118],"principal":[121],"no":[122],"additional":[123],"order":[127],"accomplish":[129],"calibration.":[131],"first":[133],"method":[134],"uses":[135],"ADC":[137],"Loop":[142],"Filter":[143],"Voltage":[144],"second":[147],"employs":[148],"receiver":[150],"observe":[152],"frequency":[154],"phase":[156],"output":[160],"signal.":[161],"proposed":[163],"have":[165],"been":[166],"verified":[167],"by":[168],"measurements":[169],"using":[170],"a":[171,176],"test":[172],"chip":[173],"implemented":[174],"low-cost":[177],"Infineon":[178],"130":[179],"nm":[180],"CMOS":[181],"process":[182],"FPGA":[185],"board.":[186],"variation":[188],"after":[193],"lower":[196],"than":[197,202],"\u00b110%":[198],"compared":[199],"more":[201],"\u00b160%":[203],"uncalibrated":[206],"PLL.":[207],"time":[209],"needed":[210],"lies":[213],"between":[214],"32":[215],"\u03bcs":[216],"200":[218],"\u03bcs.":[219]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}