{"id":"https://openalex.org/W1969049073","doi":"https://doi.org/10.1109/eurocon.2013.6625209","title":"Unified flow of custom processor design and FPGA implementation","display_name":"Unified flow of custom processor design and FPGA implementation","publication_year":2013,"publication_date":"2013-07-01","ids":{"openalex":"https://openalex.org/W1969049073","doi":"https://doi.org/10.1109/eurocon.2013.6625209","mag":"1969049073"},"language":"en","primary_location":{"id":"doi:10.1109/eurocon.2013.6625209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurocon.2013.6625209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eurocon 2013","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076184392","display_name":"Danko Ivo\u0161evi\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":true,"raw_author_name":"Danko Ivosevic","raw_affiliation_strings":["Faculty of Electrical Engineering and Computing, Department of Electronics, Microelectronics, Intelligent and Computer Systems, University of Zagreb, Zagreb, Croatia","Dept. of Electron., Microelectron., Intell. & Comput. Syst., Univ. of Zagreb, Zagreb, Croatia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computing, Department of Electronics, Microelectronics, Intelligent and Computer Systems, University of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]},{"raw_affiliation_string":"Dept. of Electron., Microelectron., Intell. & Comput. Syst., Univ. of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023969664","display_name":"Vlado Sruk","orcid":"https://orcid.org/0000-0003-0411-3398"},"institutions":[{"id":"https://openalex.org/I181343428","display_name":"University of Zagreb","ror":"https://ror.org/00mv6sv71","country_code":"HR","type":"education","lineage":["https://openalex.org/I181343428"]}],"countries":["HR"],"is_corresponding":false,"raw_author_name":"Vlado Sruk","raw_affiliation_strings":["Faculty of Electrical Engineering and Computing, Department of Electronics, Microelectronics, Intelligent and Computer Systems, University of Zagreb, Zagreb, Croatia","Dept. of Electron., Microelectron., Intell. & Comput. Syst., Univ. of Zagreb, Zagreb, Croatia"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Computing, Department of Electronics, Microelectronics, Intelligent and Computer Systems, University of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]},{"raw_affiliation_string":"Dept. of Electron., Microelectron., Intell. & Comput. Syst., Univ. of Zagreb, Zagreb, Croatia","institution_ids":["https://openalex.org/I181343428"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5076184392"],"corresponding_institution_ids":["https://openalex.org/I181343428"],"apc_list":null,"apc_paid":null,"fwci":1.2608,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.78796536,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1721","last_page":"1727"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8099880218505859},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6965121626853943},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.6898192167282104},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6593096256256104},{"id":"https://openalex.org/keywords/data-flow-diagram","display_name":"Data flow diagram","score":0.5839755535125732},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.545799970626831},{"id":"https://openalex.org/keywords/control-flow-graph","display_name":"Control flow graph","score":0.530161440372467},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49717167019844055},{"id":"https://openalex.org/keywords/processor-design","display_name":"Processor design","score":0.4816361963748932},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4749752879142761},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4748309254646301},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4743962287902832},{"id":"https://openalex.org/keywords/data-flow-analysis","display_name":"Data-flow analysis","score":0.464735746383667},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.44233253598213196},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.42494070529937744},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.3652729392051697},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2413175404071808},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.18420463800430298},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08806741237640381}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8099880218505859},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6965121626853943},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.6898192167282104},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6593096256256104},{"id":"https://openalex.org/C489000","wikidata":"https://www.wikidata.org/wiki/Q747385","display_name":"Data flow diagram","level":2,"score":0.5839755535125732},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.545799970626831},{"id":"https://openalex.org/C27458966","wikidata":"https://www.wikidata.org/wiki/Q1187693","display_name":"Control flow graph","level":2,"score":0.530161440372467},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49717167019844055},{"id":"https://openalex.org/C526435321","wikidata":"https://www.wikidata.org/wiki/Q1303814","display_name":"Processor design","level":2,"score":0.4816361963748932},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4749752879142761},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4748309254646301},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4743962287902832},{"id":"https://openalex.org/C88468194","wikidata":"https://www.wikidata.org/wiki/Q1172416","display_name":"Data-flow analysis","level":3,"score":0.464735746383667},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.44233253598213196},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.42494070529937744},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3652729392051697},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2413175404071808},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.18420463800430298},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08806741237640381},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eurocon.2013.6625209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurocon.2013.6625209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Eurocon 2013","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1567363020","https://openalex.org/W1577039630","https://openalex.org/W2036758245","https://openalex.org/W2094998159","https://openalex.org/W2111413831","https://openalex.org/W2125792139","https://openalex.org/W2137006143","https://openalex.org/W2139874340","https://openalex.org/W2171318521","https://openalex.org/W2171697422","https://openalex.org/W4206122868","https://openalex.org/W4232213652","https://openalex.org/W4246972307"],"related_works":["https://openalex.org/W2151163382","https://openalex.org/W1999711970","https://openalex.org/W2162436812","https://openalex.org/W1968803687","https://openalex.org/W4256382613","https://openalex.org/W3168189449","https://openalex.org/W2166895275","https://openalex.org/W195955250","https://openalex.org/W59945861","https://openalex.org/W2373671022"],"abstract_inverted_index":{"The":[0,21,31],"automation":[1],"of":[2,14,34,44,60,80],"custom":[3,28],"hardware":[4,9],"design":[5,19],"often":[6],"focuses":[7],"on":[8],"optimizations":[10],"for":[11,27,41],"smaller":[12],"portions":[13],"code":[15,45],"that":[16,46,62,75],"dominate":[17],"the":[18,35,78],"execution.":[20],"same":[22],"presumption":[23],"can":[24,37,57],"be":[25,38],"stated":[26],"processor":[29,36,87,90],"design.":[30],"data":[32],"path":[33],"well":[39],"optimized":[40],"particular":[42],"blocks":[43,61,81],"are":[47,84],"formed":[48],"during":[49],"control":[50],"flow":[51,74],"extraction.":[52],"However,":[53],"larger":[54],"source":[55],"codes":[56],"have":[58],"tens":[59],"result":[63],"from":[64],"Control":[65],"Flow":[66],"Graph":[67],"(CFG).":[68],"We":[69],"implemented":[70,98],"a":[71],"global":[72],"semi-automated":[73],"hierarchically":[76],"forms":[77],"set":[79],"which":[82],"contributions":[83],"modeled":[85],"into":[86],"architecture.":[88],"Resulting":[89],"model":[91],"is":[92],"translated":[93],"to":[94],"RTL":[95],"description":[96],"and":[97],"inside":[99],"FPGA":[100],"logic.":[101]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}