{"id":"https://openalex.org/W2048626046","doi":"https://doi.org/10.1109/eurocon.2011.5929380","title":"Logic emulators in digital systems education","display_name":"Logic emulators in digital systems education","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2048626046","doi":"https://doi.org/10.1109/eurocon.2011.5929380","mag":"2048626046"},"language":"en","primary_location":{"id":"doi:10.1109/eurocon.2011.5929380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurocon.2011.5929380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE EUROCON - International Conference on Computer as a Tool","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084820164","display_name":"Andrej Tro\u0161t","orcid":"https://orcid.org/0000-0001-9641-5806"},"institutions":[{"id":"https://openalex.org/I153976015","display_name":"University of Ljubljana","ror":"https://ror.org/05njb9z20","country_code":"SI","type":"education","lineage":["https://openalex.org/I153976015"]}],"countries":["SI"],"is_corresponding":false,"raw_author_name":"A. Trost","raw_affiliation_strings":["Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","Faculty of Electrical Engineering, University of Ljubljana Ljubljana, Slovenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","institution_ids":["https://openalex.org/I153976015"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, University of Ljubljana Ljubljana, Slovenia","institution_ids":["https://openalex.org/I153976015"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045970730","display_name":"Barbara Zajc","orcid":"https://orcid.org/0000-0002-3885-0241"},"institutions":[{"id":"https://openalex.org/I153976015","display_name":"University of Ljubljana","ror":"https://ror.org/05njb9z20","country_code":"SI","type":"education","lineage":["https://openalex.org/I153976015"]}],"countries":["SI"],"is_corresponding":false,"raw_author_name":"B. Zajc","raw_affiliation_strings":["Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","Faculty of Electrical Engineering, University of Ljubljana Ljubljana, Slovenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, University of Ljubljana, Ljubljana, Slovenia","institution_ids":["https://openalex.org/I153976015"]},{"raw_affiliation_string":"Faculty of Electrical Engineering, University of Ljubljana Ljubljana, Slovenia","institution_ids":["https://openalex.org/I153976015"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0557,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.88368606,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9821000099182129,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.7076835036277771},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6724575161933899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6517311334609985},{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.6385031938552856},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5991500616073608},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5608406662940979},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.559192955493927},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5099810361862183},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.45406433939933777},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45367997884750366},{"id":"https://openalex.org/keywords/programmable-array-logic","display_name":"Programmable Array Logic","score":0.44652867317199707},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4438372254371643},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.41960522532463074},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4059256315231323},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2738341689109802},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2612203359603882},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.24039319157600403},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23167604207992554},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1557895541191101},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10437795519828796}],"concepts":[{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.7076835036277771},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6724575161933899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6517311334609985},{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.6385031938552856},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5991500616073608},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5608406662940979},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.559192955493927},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5099810361862183},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.45406433939933777},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45367997884750366},{"id":"https://openalex.org/C113323844","wikidata":"https://www.wikidata.org/wiki/Q1378651","display_name":"Programmable Array Logic","level":5,"score":0.44652867317199707},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4438372254371643},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.41960522532463074},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4059256315231323},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2738341689109802},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2612203359603882},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.24039319157600403},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23167604207992554},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1557895541191101},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10437795519828796},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eurocon.2011.5929380","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurocon.2011.5929380","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE EUROCON - International Conference on Computer as a Tool","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W81842986","https://openalex.org/W1588280643","https://openalex.org/W1838197491","https://openalex.org/W2013189238","https://openalex.org/W2524349469","https://openalex.org/W2746783837"],"related_works":["https://openalex.org/W1528933814","https://openalex.org/W3013792460","https://openalex.org/W3117015220","https://openalex.org/W1904803855","https://openalex.org/W3022525969","https://openalex.org/W2376859467","https://openalex.org/W4389045693","https://openalex.org/W3105918491","https://openalex.org/W2462231960","https://openalex.org/W2060295827"],"abstract_inverted_index":{"Logic":[0],"emulators":[1],"are":[2,52,69,177,194],"extensively":[3],"used":[4,126],"for":[5,93,106],"research":[6],"and":[7,28,77,95,122,168,188,203],"educational":[8,150],"purpose":[9],"in":[10,119,127],"the":[11,32,37,41,44,62,65,83,99,123,134,153,160,182,185,189,205],"field":[12],"of":[13,18,24,40,55,64,74,98,103,133,152,184],"digital":[14,26,34,128,162],"systems":[15],"design.":[16],"Development":[17],"programmable":[19,57,115,140,186],"devices":[20,141],"enabled":[21],"hardware":[22],"emulation":[23],"complex":[25],"circuits":[27,129],"systems.":[29],"Comparing":[30],"to":[31,179,196],"traditional":[33,166],"model":[35],"simulation,":[36],"physical":[38],"implementation":[39],"circuit":[42],"on":[43,138],"emulator":[45,117,135],"platform":[46],"enables":[47],"real":[48],"application":[49],"research.":[50],"There":[51],"a":[53,86,107,113,143,169],"lot":[54],"commercial":[56],"development":[58],"boards":[59],"available":[60],"from":[61],"vendors":[63],"FPGA":[66],"devices.":[67],"They":[68,176],"typically":[70],"equipped":[71],"with":[72,142,158],"plenty":[73],"peripheral":[75],"units":[76],"designed":[78,92],"as":[79],"stand-alone":[80],"boards.":[81],"On":[82],"other":[84],"hand,":[85],"custom":[87,114],"system":[88],"can":[89],"be":[90],"specifically":[91],"prototyping":[94],"verification":[96,102],"requirements":[97],"user,":[100],"e.g.":[101],"IP":[104],"cores":[105],"specific":[108],"bus.":[109],"This":[110],"paper":[111],"presents":[112],"logic":[116,154],"developed":[118],"our":[120],"laboratory":[121],"design":[124,163,173,190,207],"tools":[125,167],"education.":[130],"The":[131],"architecture":[132],"is":[136],"based":[137,172],"two":[139],"PC":[144],"interface.":[145],"We":[146],"will":[147],"present":[148],"some":[149],"applications":[151],"emulator.":[155],"Students":[156],"begin":[157],"learning":[159],"basic":[161],"principles":[164],"using":[165],"novel":[170],"micro-operation":[171],"entry":[174],"method.":[175],"encouraged":[178],"study":[180],"all":[181],"details":[183],"board":[187],"software.":[191],"Later":[192],"they":[193],"able":[195],"implement":[197],"required":[198],"course":[199],"or":[200],"diploma":[201],"projects":[202],"master":[204],"whole":[206],"process.":[208]},"counts_by_year":[{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}