{"id":"https://openalex.org/W2039886983","doi":"https://doi.org/10.1109/eurocon.2011.5929283","title":"Performance improvement of differential static CMOS logic family","display_name":"Performance improvement of differential static CMOS logic family","publication_year":2011,"publication_date":"2011-04-01","ids":{"openalex":"https://openalex.org/W2039886983","doi":"https://doi.org/10.1109/eurocon.2011.5929283","mag":"2039886983"},"language":"en","primary_location":{"id":"doi:10.1109/eurocon.2011.5929283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurocon.2011.5929283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE EUROCON - International Conference on Computer as a Tool","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080506739","display_name":"Zohreh Kiaee","orcid":"https://orcid.org/0000-0001-5412-6707"},"institutions":[{"id":"https://openalex.org/I119025939","display_name":"Shahed University","ror":"https://ror.org/01e8ff003","country_code":"IR","type":"education","lineage":["https://openalex.org/I119025939"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Z. Kiaee","raw_affiliation_strings":["Department of Electrical Engineering, Shahed University, Tehran, Iran","[Dept. of Electrical Engineering, Shahed University, Tehran, Iran]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Shahed University, Tehran, Iran","institution_ids":["https://openalex.org/I119025939"]},{"raw_affiliation_string":"[Dept. of Electrical Engineering, Shahed University, Tehran, Iran]","institution_ids":["https://openalex.org/I119025939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036799779","display_name":"M. B. Ghaznavi\u2010Ghoushchi","orcid":"https://orcid.org/0000-0001-7026-9476"},"institutions":[{"id":"https://openalex.org/I119025939","display_name":"Shahed University","ror":"https://ror.org/01e8ff003","country_code":"IR","type":"education","lineage":["https://openalex.org/I119025939"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. B. Ghaznavi-Ghoushchi","raw_affiliation_strings":["Department of Electrical Engineering, Shahed University, Tehran, Iran","[Dept. of Electrical Engineering, Shahed University, Tehran, Iran]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Shahed University, Tehran, Iran","institution_ids":["https://openalex.org/I119025939"]},{"raw_affiliation_string":"[Dept. of Electrical Engineering, Shahed University, Tehran, Iran]","institution_ids":["https://openalex.org/I119025939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5080506739"],"corresponding_institution_ids":["https://openalex.org/I119025939"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09772487,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.7886556386947632},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6610263586044312},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5786283612251282},{"id":"https://openalex.org/keywords/transient","display_name":"Transient (computer programming)","score":0.5714994668960571},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5656391978263855},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5638027191162109},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5428634881973267},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5254204273223877},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5246710777282715},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4749077558517456},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4689849019050598},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.43304115533828735},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4183993935585022},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29822325706481934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2190476357936859},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17433419823646545},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13550040125846863},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07179415225982666}],"concepts":[{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.7886556386947632},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6610263586044312},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5786283612251282},{"id":"https://openalex.org/C2780799671","wikidata":"https://www.wikidata.org/wiki/Q17087362","display_name":"Transient (computer programming)","level":2,"score":0.5714994668960571},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5656391978263855},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5638027191162109},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5428634881973267},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5254204273223877},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5246710777282715},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4749077558517456},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4689849019050598},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.43304115533828735},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4183993935585022},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29822325706481934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2190476357936859},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17433419823646545},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13550040125846863},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07179415225982666},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eurocon.2011.5929283","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eurocon.2011.5929283","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE EUROCON - International Conference on Computer as a Tool","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8500000238418579,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320915","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1512662989","https://openalex.org/W1598945338","https://openalex.org/W2099144852","https://openalex.org/W2106060846","https://openalex.org/W2122945703","https://openalex.org/W2156795864","https://openalex.org/W2165090310","https://openalex.org/W2170157724","https://openalex.org/W2342184623","https://openalex.org/W3016883187","https://openalex.org/W3141024097","https://openalex.org/W3141506519","https://openalex.org/W6630470884","https://openalex.org/W6704100163"],"related_works":["https://openalex.org/W3006885562","https://openalex.org/W4225162125","https://openalex.org/W2290310756","https://openalex.org/W2562383580","https://openalex.org/W1900707063","https://openalex.org/W2170979950","https://openalex.org/W4281385583","https://openalex.org/W1941788997","https://openalex.org/W3080559572","https://openalex.org/W2544418033"],"abstract_inverted_index":{"This":[0],"article":[1],"proposes":[2],"an":[3],"improved":[4,42,109],"structure":[5],"of":[6,21,28,40,53,65,76,85,99,125],"conventional":[7,48,117],"Differential":[8],"Static":[9],"Circuit":[10],"Logic":[11],"(DSCL)":[12],"using":[13,91],"two":[14],"new":[15],"loads":[16],"and":[17,32,59,70,96,122],"Drain-bulk":[18],"connected":[19],"model":[20],"bulk-driven":[22],"MOS":[23],"transistors.":[24],"The":[25,38,82],"circuit":[26],"topology":[27],"the":[29,41,47,66,73,102,107],"proposed":[30,67,108],"DSCL":[31,43,49,68,80,110,118],"its":[33],"performance":[34,39,83],"factors":[35],"are":[36],"clarified.":[37],"is":[44],"compared":[45],"to":[46],"circuits":[50,87],"in":[51,79],"terms":[52],"delay,":[54],"power,":[55],"power-delay-product,":[56],"output":[57,60],"capacitances":[58],"transient":[61],"current.":[62],"Delay":[63],"optimization":[64],"studied":[69],"it":[71],"shows":[72],"full":[74],"preserve":[75],"static":[77],"properties":[78],"too.":[81],"evaluation":[84],"both":[86],"was":[88],"carried":[89],"out":[90],"HSPICE":[92],"simulations,":[93],"180nm":[94],"technology":[95],"power":[97],"supply":[98],"1.8v.":[100],"In":[101],"same":[103],"optimum":[104],"operational":[105],"condition,":[106],"achieved":[111],"power-delay-product":[112],"(PDP),":[113],"22%":[114],"less":[115],"than":[116],"Using":[119],"load":[120,129],"No.1":[121],"15%":[123],"reduction":[124],"PDP":[126],"by":[127],"applying":[128],"No.":[130],"2.":[131]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}