{"id":"https://openalex.org/W3011587918","doi":"https://doi.org/10.1109/eucnc.2018.8443199","title":"V- PMP: A VLIW Packet Manipulator Processor","display_name":"V- PMP: A VLIW Packet Manipulator Processor","publication_year":2018,"publication_date":"2018-06-01","ids":{"openalex":"https://openalex.org/W3011587918","doi":"https://doi.org/10.1109/eucnc.2018.8443199","mag":"3011587918"},"language":"en","primary_location":{"id":"doi:10.1109/eucnc.2018.8443199","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eucnc.2018.8443199","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 European Conference on Networks and Communications (EuCNC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043318763","display_name":"Marco Spaziani Brunella","orcid":"https://orcid.org/0000-0001-8448-0432"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Marco Spaziani Brunella","raw_affiliation_strings":["CNIT, University of Rome \u201cTor Vergata\u201d","CNIT, University of Rome \"Tor Vergata\""],"affiliations":[{"raw_affiliation_string":"CNIT, University of Rome \u201cTor Vergata\u201d","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"CNIT, University of Rome \"Tor Vergata\"","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010562631","display_name":"Salvatore Pontarelli","orcid":"https://orcid.org/0000-0002-3626-6404"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Salvatore Pontarelli","raw_affiliation_strings":["CNIT, University of Rome \u201cTor Vergata\u201d","CNIT, University of Rome \"Tor Vergata\""],"affiliations":[{"raw_affiliation_string":"CNIT, University of Rome \u201cTor Vergata\u201d","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"CNIT, University of Rome \"Tor Vergata\"","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001785095","display_name":"Marco Bonola","orcid":"https://orcid.org/0000-0002-0434-5538"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Bonola","raw_affiliation_strings":["CNIT, University of Rome \u201cTor Vergata\u201d","CNIT, University of Rome \"Tor Vergata\""],"affiliations":[{"raw_affiliation_string":"CNIT, University of Rome \u201cTor Vergata\u201d","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"CNIT, University of Rome \"Tor Vergata\"","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007176500","display_name":"Giuseppe Bianchi","orcid":"https://orcid.org/0000-0001-7277-7423"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Bianchi","raw_affiliation_strings":["CNIT, University of Rome \u201cTor Vergata\u201d","CNIT, University of Rome \"Tor Vergata\""],"affiliations":[{"raw_affiliation_string":"CNIT, University of Rome \u201cTor Vergata\u201d","institution_ids":["https://openalex.org/I116067653"]},{"raw_affiliation_string":"CNIT, University of Rome \"Tor Vergata\"","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5043318763"],"corresponding_institution_ids":["https://openalex.org/I116067653"],"apc_list":null,"apc_paid":null,"fwci":0.1845,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60555121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10714","display_name":"Software-Defined Networks and 5G","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8615533113479614},{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.8548928499221802},{"id":"https://openalex.org/keywords/packet-processing","display_name":"Packet processing","score":0.8129481077194214},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.7820253968238831},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.6825011968612671},{"id":"https://openalex.org/keywords/openflow","display_name":"OpenFlow","score":0.5635107159614563},{"id":"https://openalex.org/keywords/header","display_name":"Header","score":0.5374091267585754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5129477381706238},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.45076072216033936},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4353610873222351},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4299984574317932},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3641771674156189},{"id":"https://openalex.org/keywords/software-defined-networking","display_name":"Software-defined networking","score":0.30236130952835083},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25376057624816895},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2245258390903473}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8615533113479614},{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.8548928499221802},{"id":"https://openalex.org/C2779581428","wikidata":"https://www.wikidata.org/wiki/Q7122997","display_name":"Packet processing","level":3,"score":0.8129481077194214},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.7820253968238831},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.6825011968612671},{"id":"https://openalex.org/C192697461","wikidata":"https://www.wikidata.org/wiki/Q4045918","display_name":"OpenFlow","level":3,"score":0.5635107159614563},{"id":"https://openalex.org/C48105269","wikidata":"https://www.wikidata.org/wiki/Q1141160","display_name":"Header","level":2,"score":0.5374091267585754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5129477381706238},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.45076072216033936},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4353610873222351},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4299984574317932},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3641771674156189},{"id":"https://openalex.org/C77270119","wikidata":"https://www.wikidata.org/wiki/Q1655198","display_name":"Software-defined networking","level":2,"score":0.30236130952835083},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25376057624816895},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2245258390903473},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/eucnc.2018.8443199","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eucnc.2018.8443199","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 European Conference on Networks and Communications (EuCNC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1511767486","https://openalex.org/W2040882418","https://openalex.org/W2129206751","https://openalex.org/W2744211517"],"related_works":["https://openalex.org/W1606574587","https://openalex.org/W2091059919","https://openalex.org/W1588619283","https://openalex.org/W1556003661","https://openalex.org/W1897551170","https://openalex.org/W2097731574","https://openalex.org/W1233822343","https://openalex.org/W2276335015","https://openalex.org/W2201219745","https://openalex.org/W785212815"],"abstract_inverted_index":{"5G":[0,165],"networks":[1,154],"are":[2,111,147],"called":[3],"to":[4,49,56,72,84,114,150,156,195,224],"efficiently":[5],"and":[6,30,88,92,143,155,216,240,244],"flexibly":[7],"support":[8],"an":[9,78],"ever":[10],"growing":[11],"variety":[12],"of":[13,42,52,68,108,117,126,180,209,234],"heterogeneous":[14,153],"middlebox-type":[15],"functions":[16],"such":[17,58],"as":[18,129,160],"network":[19,166],"address":[20],"translation,":[21],"tunneling,":[22],"load":[23],"balancing,":[24],"traffic":[25],"engineering,":[26],"monitoring,":[27],"intrusion":[28],"detection,":[29],"so":[31],"on.":[32],"This":[33],"flexibility,":[34],"together":[35,152],"with":[36],"the":[37,53,102,115,118,121,124,138,163,169,178,210,231],"increasing":[38],"demands":[39],"in":[40,106,172],"terms":[41,107],"packet":[43,198,226],"processing":[44,109,199],"throughput,":[45],"is":[46,60],"extremely":[47],"difficulty":[48],"achieve.":[50],"One":[51],"best":[54],"candidates":[55],"provide":[57,207],"flexibility":[59],"a":[61,66,181,190],"programmable":[62,81,95],"dataplane":[63,82],"based":[64,188],"on":[65,135,177,189],"pipeline":[67],"match/action":[69],"stages,":[70],"similar":[71],"those":[73,112],"proposed":[74],"for":[75,97],"Openflow.":[76],"Designing":[77],"high":[79,93],"speed":[80,94],"requires":[83],"have":[85,221],"both":[86],"flexible":[87,158],"efficient":[89,197],"match":[90],"tables":[91],"blocks":[96],"action":[98],"execution.":[99],"In":[100,168,204],"particular,":[101,205],"most":[103],"demanding":[104],"actions,":[105],"power,":[110],"related":[113],"manipulation":[116,227],"data":[119],"inside":[120],"packets,":[122],"i.e.":[123],"set":[125],"operations":[127,200],"(such":[128],"encapsulation":[130,142],"or":[131],"header":[132,144],"manipulation)":[133],"performed":[134],"packets":[136],"after":[137],"forwarding":[139],"decision.":[140],"These":[141],"rewriting":[145],"actions":[146],"key":[148],"elements":[149],"put":[151],"enable":[157],"slicing,":[159],"envisioned":[161],"by":[162],"forthcoming":[164],"architecture.":[167],"work":[170],"presented":[171],"this":[173],"paper":[174],"we":[175,206,229],"focused":[176],"design":[179],"Very":[182],"Long":[183],"Instruction":[184],"Word":[185],"(VLIW)":[186],"processor,":[187],"custom":[191],"instruction":[192],"set,":[193],"able":[194],"perform":[196],"granting":[201],"multi-Gbps":[202],"throughput.":[203],"details":[208],"Packet":[211],"Manipulator":[212],"Processor":[213],"(PMP)":[214],"architecture":[215],"its":[217],"I/O":[218],"interfaces,":[219],"which":[220],"been":[222],"designed":[223],"accomplish":[225],"tasks,":[228],"discuss":[230],"throughput":[232],"analysis":[233],"three":[235],"use":[236],"cases":[237],"(tunneling,":[238],"NAT,":[239],"ARP":[241],"reply":[242],"generation)":[243],"present":[245],"FPGA":[246],"synthesis":[247],"results.":[248]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}