{"id":"https://openalex.org/W4411688473","doi":"https://doi.org/10.1109/eucnc/6gsummit63408.2025.11037065","title":"Development of a Universal FPGA-Based Coprocessor for 5G NR and WLAN LDPC Coding","display_name":"Development of a Universal FPGA-Based Coprocessor for 5G NR and WLAN LDPC Coding","publication_year":2025,"publication_date":"2025-06-03","ids":{"openalex":"https://openalex.org/W4411688473","doi":"https://doi.org/10.1109/eucnc/6gsummit63408.2025.11037065"},"language":"en","primary_location":{"id":"doi:10.1109/eucnc/6gsummit63408.2025.11037065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eucnc/6gsummit63408.2025.11037065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Joint European Conference on Networks and Communications &amp;amp; 6G Summit (EuCNC/6G Summit)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://doi.org/10.1109/EuCNC/6GSummit63408.2025.11037065","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046504896","display_name":"\u0141ukasz \u0141opaci\u0144ski","orcid":"https://orcid.org/0000-0002-2349-298X"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Lukasz Lopacinski","raw_affiliation_strings":["IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114101369","display_name":"Yiyun Jian","orcid":null},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Yiyun Jian","raw_affiliation_strings":["IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101669502","display_name":"Muhammad Nauman","orcid":"https://orcid.org/0000-0002-9504-5855"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Muhammad Nauman","raw_affiliation_strings":["IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5118130234","display_name":"Pukar Shakya","orcid":null},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Pukar Shakya","raw_affiliation_strings":["IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004959402","display_name":"Milo\u0161 Krsti\u0107","orcid":"https://orcid.org/0000-0003-0267-0203"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Milos Krstic","raw_affiliation_strings":["IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5053247434","display_name":"Eckhard Grass","orcid":"https://orcid.org/0000-0002-9718-4170"},"institutions":[{"id":"https://openalex.org/I92894754","display_name":"Innovations for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Eckhard Grass","raw_affiliation_strings":["IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany"],"affiliations":[{"raw_affiliation_string":"IHP Leibniz Institute for High Performance Microelectronics,Frankfurt (Oder),Germany","institution_ids":["https://openalex.org/I92894754"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5046504896"],"corresponding_institution_ids":["https://openalex.org/I92894754"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.24220789,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"268","last_page":"273"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13905","display_name":"Telecommunications and Broadcasting Technologies","score":0.9674999713897705,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13905","display_name":"Telecommunications and Broadcasting Technologies","score":0.9674999713897705,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9085000157356262,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10148","display_name":"Advanced MIMO Systems Optimization","score":0.9072999954223633,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/coprocessor","display_name":"Coprocessor","score":0.8450820446014404},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7143720388412476},{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.6747823357582092},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6714755892753601},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5876485109329224},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4395197033882141},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4303649961948395},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3829251527786255},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3326389193534851},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.2856888771057129},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11059248447418213},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09988650679588318}],"concepts":[{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.8450820446014404},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7143720388412476},{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.6747823357582092},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6714755892753601},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5876485109329224},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4395197033882141},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4303649961948395},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3829251527786255},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3326389193534851},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.2856888771057129},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11059248447418213},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09988650679588318},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/eucnc/6gsummit63408.2025.11037065","is_oa":false,"landing_page_url":"https://doi.org/10.1109/eucnc/6gsummit63408.2025.11037065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 Joint European Conference on Networks and Communications &amp;amp; 6G Summit (EuCNC/6G Summit)","raw_type":"proceedings-article"},{"id":"pmh:oai:zenodo.org:17360753","is_oa":true,"landing_page_url":"https://doi.org/10.1109/EuCNC/6GSummit63408.2025.11037065","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/other"}],"best_oa_location":{"id":"pmh:oai:zenodo.org:17360753","is_oa":true,"landing_page_url":"https://doi.org/10.1109/EuCNC/6GSummit63408.2025.11037065","pdf_url":null,"source":{"id":"https://openalex.org/S4306400562","display_name":"Zenodo (CERN European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/other"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2568075268","https://openalex.org/W3088592949","https://openalex.org/W4312536116","https://openalex.org/W4376480893","https://openalex.org/W4388855359"],"related_works":["https://openalex.org/W2903058006","https://openalex.org/W2102374550","https://openalex.org/W2137567370","https://openalex.org/W2047069332","https://openalex.org/W2352157218","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W4401155055","https://openalex.org/W4404025728"],"abstract_inverted_index":{"Low-density":[0],"parity-check":[1],"(LDPC)":[2],"codes":[3],"are":[4],"widely":[5],"used":[6],"in":[7,60,123,143,157],"modern":[8],"communication":[9,125],"systems":[10],"due":[11],"to":[12,78,112,139],"their":[13],"near-capacity":[14],"error":[15],"correction":[16],"performance.":[17],"This":[18,127],"paper":[19],"presents":[20],"a":[21,26,37,132],"practical":[22],"FPGA":[23,95],"implementation":[24,86],"of":[25],"universal":[27],"hardware":[28,46,57],"coprocessor":[29],"for":[30,134],"LDPC":[31,50,141],"encoding":[32],"and":[33,45,75,97,108,136],"decoding,":[34],"focusing":[35],"on":[36,93],"system-level":[38],"architecture,":[39],"achievable":[40],"data":[41,76],"rate,":[42],"latency":[43],"measurements,":[44],"resource":[47],"utilization.":[48],"The":[49,88],"coding":[51],"is":[52,91,98,154],"realized":[53],"by":[54,146],"the":[55,61,84,118,148],"Xilinx":[56,62,158],"macros":[58],"available":[59,156],"RF-SoC":[63],"FPGAs.":[64],"We":[65],"explore":[66],"various":[67],"design":[68],"simplifications,":[69],"including":[70],"core":[71],"combining,":[72],"memory":[73],"management,":[74],"scheduling,":[77],"achieve":[79],"high":[80],"throughput":[81],"while":[82],"maintaining":[83],"lowest":[85],"complexity.":[87],"proposed":[89],"architecture":[90],"implemented":[92],"an":[94],"platform":[96],"equipped":[99],"with":[100],"10Gb/s":[101],"Ethernet":[102],"interfaces,":[103],"demonstrating":[104],"real-time":[105],"decoding":[106,142],"capabilities":[107],"improved":[109],"performance":[110],"compared":[111],"software-based":[113],"approaches.":[114],"Experimental":[115],"results":[116],"validate":[117],"design,":[119],"showcasing":[120],"its":[121],"applicability":[122],"high-speed":[124],"systems.":[126],"work":[128],"can":[129],"serve":[130],"as":[131],"reference":[133],"engineers":[135],"researchers":[137],"aiming":[138],"deploy":[140],"FPGA-based":[144],"environments":[145],"reusing":[147],"existing":[149],"Intellectual":[150],"Property":[151],"(IP),":[152],"which":[153],"freely":[155],"SoC.":[159]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}
