{"id":"https://openalex.org/W2153832444","doi":"https://doi.org/10.1109/etw.2003.1231683","title":"Debug architecture for system on chip taking full advantage of the test access port","display_name":"Debug architecture for system on chip taking full advantage of the test access port","publication_year":2004,"publication_date":"2004-01-23","ids":{"openalex":"https://openalex.org/W2153832444","doi":"https://doi.org/10.1109/etw.2003.1231683","mag":"2153832444"},"language":"en","primary_location":{"id":"doi:10.1109/etw.2003.1231683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etw.2003.1231683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Eighth IEEE European Test Workshop, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087789474","display_name":"E. Moerman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Moerman","raw_affiliation_strings":["Fixed Network Devision, Design Department JA, Alcatel, Antwerp, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fixed Network Devision, Design Department JA, Alcatel, Antwerp, Belgium","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002008388","display_name":"S. Bocq","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Bocq","raw_affiliation_strings":["Fixed Network Devision, Design Department JA, Alcatel, Antwerp, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fixed Network Devision, Design Department JA, Alcatel, Antwerp, Belgium","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009666990","display_name":"J. Verfaillie","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J. Verfaillie","raw_affiliation_strings":["Fixed Network Devision, Design Department JA, Alcatel, Antwerp, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fixed Network Devision, Design Department JA, Alcatel, Antwerp, Belgium","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.53,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.68050806,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"155","last_page":"159"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9909999966621399,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/background-debug-mode-interface","display_name":"Background debug mode interface","score":0.8013898134231567},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7793110013008118},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7578862905502319},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6800481081008911},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.6388328075408936},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5554107427597046},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.5400697588920593},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5293493866920471},{"id":"https://openalex.org/keywords/workstation","display_name":"Workstation","score":0.5072000026702881},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.46117982268333435},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45698100328445435},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.4439048171043396},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42151206731796265},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41464468836784363},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3901706039905548},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26070547103881836},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21673822402954102}],"concepts":[{"id":"https://openalex.org/C124774103","wikidata":"https://www.wikidata.org/wiki/Q4839640","display_name":"Background debug mode interface","level":3,"score":0.8013898134231567},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7793110013008118},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7578862905502319},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6800481081008911},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.6388328075408936},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5554107427597046},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.5400697588920593},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5293493866920471},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.5072000026702881},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.46117982268333435},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45698100328445435},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.4439048171043396},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42151206731796265},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41464468836784363},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3901706039905548},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26070547103881836},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21673822402954102},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/etw.2003.1231683","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etw.2003.1231683","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The Eighth IEEE European Test Workshop, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2361273971","https://openalex.org/W2351581202","https://openalex.org/W2978026406","https://openalex.org/W2385068581","https://openalex.org/W2381166695","https://openalex.org/W4241045879","https://openalex.org/W2366346238","https://openalex.org/W2388687068","https://openalex.org/W2366922255","https://openalex.org/W2068239131"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,50,76],"architecture":[4,35],"of":[5,41,87],"a":[6,14,65,72],"structural,":[7],"cost":[8],"effective":[9],"debug":[10],"methodology,":[11],"applicable":[12],"to":[13,49,75,84],"system":[15,20],"on":[16,64],"chip":[17],"in":[18],"its":[19],"environment":[21],"and":[22,33,46],"targeting":[23],"software":[24,62],"as":[25,27],"well":[26],"hardware":[28,56],"debugging.":[29],"The":[30,55,79],"highly":[31],"modular":[32],"flexible":[34,42],"enables":[36],"an":[37,82],"almost":[38],"infinite":[39],"variation":[40],"configurable":[43],"modules":[44],"designed":[45],"hooked":[47,69],"up":[48,70],"test":[51],"access":[52],"port":[53],"(TAP).":[54],"configuration":[57],"flexibility":[58],"is":[59,81],"supported":[60],"by":[61],"running":[63],"PC":[66],"or":[67],"workstation,":[68],"via":[71],"POD":[73],"connected":[74],"TAP":[77],"interface.":[78],"result":[80],"easy":[83],"use":[85],"implementation":[86],"increased":[88],"observability.":[89]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}