{"id":"https://openalex.org/W4250095376","doi":"https://doi.org/10.1109/etw.2002.1029645","title":"Investigations for minimum invasion digital only built-in \"ramp\" based test techniques for charge pump PLL's","display_name":"Investigations for minimum invasion digital only built-in \"ramp\" based test techniques for charge pump PLL's","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W4250095376","doi":"https://doi.org/10.1109/etw.2002.1029645"},"language":"en","primary_location":{"id":"doi:10.1109/etw.2002.1029645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etw.2002.1029645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings The Seventh IEEE European Test Workshop","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://eprints.lancs.ac.uk/id/eprint/20214/1/getPDF3.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034321512","display_name":"M. Burbidge","orcid":null},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"M.J. Burbidge","raw_affiliation_strings":["Lancaster University, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lancaster University, UK","institution_ids":["https://openalex.org/I67415387"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071136109","display_name":"F. Poullet","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133187","display_name":"Dolphin Design (France)","ror":"https://ror.org/03bvw7q76","country_code":"FR","type":"company","lineage":["https://openalex.org/I4210133187"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Poullet","raw_affiliation_strings":["Dolphin Integration, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dolphin Integration, Grenoble, France","institution_ids":["https://openalex.org/I4210133187"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041569118","display_name":"J. Tijou","orcid":null},"institutions":[{"id":"https://openalex.org/I2890193189","display_name":"Philips (United Kingdom)","ror":"https://ror.org/04ktqp584","country_code":"GB","type":"company","lineage":["https://openalex.org/I2890193189","https://openalex.org/I4210122849"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"J. Tijou","raw_affiliation_strings":["Philips Semiconductors, Southampton, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Philips Semiconductors, Southampton, UK","institution_ids":["https://openalex.org/I2890193189"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078600785","display_name":"A. Richardson","orcid":"https://orcid.org/0000-0002-8166-257X"},"institutions":[{"id":"https://openalex.org/I67415387","display_name":"Lancaster University","ror":"https://ror.org/04f2nsd36","country_code":"GB","type":"education","lineage":["https://openalex.org/I67415387"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"A. Richardson","raw_affiliation_strings":["Lancaster University, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Lancaster University, UK","institution_ids":["https://openalex.org/I67415387"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":true,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"95","last_page":"102"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.962998628616333},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.8469090461730957},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.6293447017669678},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6094453930854797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.546256422996521},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4163050651550293},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.4119947552680969},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34121283888816833},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3377368152141571},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32239869236946106},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2249424159526825},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.15285953879356384},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15259197354316711},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15109467506408691},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.08858180046081543},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.07601308822631836}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.962998628616333},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.8469090461730957},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.6293447017669678},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6094453930854797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.546256422996521},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4163050651550293},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.4119947552680969},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34121283888816833},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3377368152141571},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32239869236946106},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2249424159526825},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.15285953879356384},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15259197354316711},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15109467506408691},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.08858180046081543},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.07601308822631836},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/etw.2002.1029645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etw.2002.1029645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings The Seventh IEEE European Test Workshop","raw_type":"proceedings-article"},{"id":"pmh:oai:eprints.lancs.ac.uk:20214","is_oa":true,"landing_page_url":null,"pdf_url":"https://eprints.lancs.ac.uk/id/eprint/20214/1/getPDF3.pdf","source":{"id":"https://openalex.org/S4306401916","display_name":"Lancaster EPrints (Lancaster University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67415387","host_organization_name":"Lancaster University","host_organization_lineage":["https://openalex.org/I67415387"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Contribution in Book/Report/Proceedings"},{"id":"pmh:oai:eprints.lancs.ac.uk:20158","is_oa":false,"landing_page_url":"https://eprints.lancs.ac.uk/id/eprint/20158/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401916","display_name":"Lancaster EPrints (Lancaster University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67415387","host_organization_name":"Lancaster University","host_organization_lineage":["https://openalex.org/I67415387"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"}],"best_oa_location":{"id":"pmh:oai:eprints.lancs.ac.uk:20214","is_oa":true,"landing_page_url":null,"pdf_url":"https://eprints.lancs.ac.uk/id/eprint/20214/1/getPDF3.pdf","source":{"id":"https://openalex.org/S4306401916","display_name":"Lancaster EPrints (Lancaster University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67415387","host_organization_name":"Lancaster University","host_organization_lineage":["https://openalex.org/I67415387"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Contribution in Book/Report/Proceedings"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4250095376.pdf"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W1579373034","https://openalex.org/W1599994156","https://openalex.org/W2047794425","https://openalex.org/W2097113656","https://openalex.org/W2101750046","https://openalex.org/W2130765643","https://openalex.org/W2153267648","https://openalex.org/W2163854931","https://openalex.org/W2182756325","https://openalex.org/W2490904451","https://openalex.org/W6675035302"],"related_works":["https://openalex.org/W2511498111","https://openalex.org/W2087564251","https://openalex.org/W2369807905","https://openalex.org/W4206188327","https://openalex.org/W2752021769","https://openalex.org/W2339860780","https://openalex.org/W4385624389","https://openalex.org/W2128445318","https://openalex.org/W2115565809","https://openalex.org/W4233216318"],"abstract_inverted_index":{"Due":[0],"to":[1,71],"a":[2,21,30,52],"number":[3],"of":[4,32,98,112,121],"desirable":[5],"operational":[6],"and":[7,44,58,102,137,145],"design":[8],"characteristics,":[9],"CP-PLL's":[10,66,140],"(Charge":[11],"Pump":[12],"Phase":[13],"Locked":[14],"Loops)":[15],"have,":[16],"in":[17,105],"recent":[18],"years":[19],"become":[20],"pervasive":[22],"PLL":[23],"architecture.":[24],"CP-PLL":[25,77],"architectures":[26],"are":[27,115],"exploited":[28],"for":[29,63,135],"variety":[31],"applications":[33],"such":[34],"as":[35],"on":[36],"chip":[37],"clock":[38],"generation,":[39],"CRC":[40],"(clock":[41],"recovery":[42],"circuits)":[43],"radio":[45],"frequency":[46],"synthesis":[47],"applications.":[48],"This":[49],"paper":[50],"describes":[51],"simple,":[53],"digital":[54,118],"only,":[55],"minimally":[56],"invasive":[57],"fully":[59,122],"automated":[60],"test":[61,91,114,127,132],"approach":[62],"high":[64],"performance":[65],"that":[67,80],"can":[68],"be":[69],"used":[70,85],"provide":[72],"more":[73],"information":[74],"about":[75],"the":[76,83,96,106,113],"function":[78],"beyond":[79],"obtained":[81],"through":[82],"commonly":[84],"FLT":[86],"(Frequency":[87],"Lock":[88],"Test).":[89],"The":[90],"strategy":[92],"described":[93],"here":[94],"allows":[95],"estimation":[97],"forward":[99,107],"path":[100,108],"gain":[101],"relative":[103],"leakage":[104],"loop":[109,148],"components.":[110],"Applications":[111],"focussed":[116],"towards":[117],"only":[119],"testing":[120],"embedded":[123,136],"CP-PLL's,":[124],"however":[125],"further":[126],"modifications":[128],"could":[129],"yield":[130],"marked":[131],"time":[133],"improvements":[134],"board":[138],"level":[139],"incorporating":[141],"multiple":[142,147],"CP":[143],"currents":[144],"or":[146],"filter":[149],"configurations.":[150]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}