{"id":"https://openalex.org/W1917709001","doi":"https://doi.org/10.1109/etw.2002.1029632","title":"Silicon technology advances and implications on test","display_name":"Silicon technology advances and implications on test","publication_year":2005,"publication_date":"2005-08-25","ids":{"openalex":"https://openalex.org/W1917709001","doi":"https://doi.org/10.1109/etw.2002.1029632","mag":"1917709001"},"language":"en","primary_location":{"id":"doi:10.1109/etw.2002.1029632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etw.2002.1029632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings The Seventh IEEE European Test Workshop","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111503360","display_name":"Greg Spirakis","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":true,"raw_author_name":"G. Spirakis","raw_affiliation_strings":["VP, Mobile Platforms Group, Intel Corporation, Santa Clara, CA, USA","Intel Corporation"],"affiliations":[{"raw_affiliation_string":"VP, Mobile Platforms Group, Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5111503360"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.10034014,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3","last_page":"3"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6793586015701294},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5892007946968079},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5511844754219055},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5256465673446655},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4832794964313507},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4738600552082062},{"id":"https://openalex.org/keywords/quality","display_name":"Quality (philosophy)","score":0.4591161608695984},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.45589637756347656},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3204619288444519},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2441285252571106},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11386063694953918},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09143868088722229}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6793586015701294},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5892007946968079},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5511844754219055},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5256465673446655},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4832794964313507},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4738600552082062},{"id":"https://openalex.org/C2779530757","wikidata":"https://www.wikidata.org/wiki/Q1207505","display_name":"Quality (philosophy)","level":2,"score":0.4591161608695984},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.45589637756347656},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3204619288444519},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2441285252571106},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11386063694953918},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09143868088722229},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/etw.2002.1029632","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etw.2002.1029632","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings The Seventh IEEE European Test Workshop","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2014709025","https://openalex.org/W2155019192","https://openalex.org/W3125341812","https://openalex.org/W1991674760","https://openalex.org/W1668171714","https://openalex.org/W141820298","https://openalex.org/W2155297398","https://openalex.org/W4380607112","https://openalex.org/W2218294330","https://openalex.org/W1997278405"],"abstract_inverted_index":{"Despite":[0],"dire":[1],"predictions":[2],"about":[3],"the":[4,14,21,43,61,68,98,101,151],"future":[5],"of":[6,16,63,136,140,164],"technology":[7],"scaling,":[8],"business":[9],"requirements":[10,149],"continue":[11],"to":[12,66,71,109,147,159],"drive":[13],"scaling":[15],"transistors":[17,32],"and":[18,49,51,121,145,166],"interconnects.":[19],"Within":[20],"next":[22],"five":[23],"years":[24],"we":[25],"will":[26,154],"see":[27],"microprocessors":[28],"with":[29,60,88,107],"billion":[30],"plus":[31],"running":[33],"near":[34],"10":[35],"GHz.":[36],"This":[37],"is":[38,96,100],"being":[39],"made":[40],"possible":[41],"by":[42,118],"advances":[44],"in":[45,103,132],"Si":[46],"manufacturing":[47],"processes":[48],"materials,":[50],"aggressive":[52],"design":[53,106],"techniques.":[54],"The":[55],"increasing":[56,134],"interconnect":[57,80],"length":[58],"combined":[59],"number":[62],"process":[64,110],"steps":[65],"manufacture":[67],"chips":[69],"point":[70],"a":[72,105,137],"need":[73],"for":[74,78,150],"more":[75],"targeted":[76],"approach":[77],"testing":[79],"defects,":[81],"because,":[82],"often,":[83],"they":[84],"are":[85,115,130],"not":[86],"caught":[87],"simple":[89],"stuck-at":[90],"fault":[91],"tests.":[92],"Another":[93],"phenomenon":[94],"that":[95,129],"clouding":[97],"landscape":[99],"challenge":[102],"centering":[104,113],"regard":[108],"variation.":[111],"Design":[112],"issues":[114],"mainly":[116],"addressed":[117],"numerous":[119],"modeling":[120],"analysis":[122],"approximations,":[123],"often":[124],"leaving":[125],"circuit":[126],"marginality":[127],"gaps":[128],"resulting":[131],"an":[133],"incidence":[135],"new":[138,152,156,162],"class":[139],"speed":[141],"failures.":[142],"Aggressive":[143],"quality":[144],"time":[146],"market":[148],"products":[153],"require":[155],"test":[157],"techniques":[158],"catch":[160],"these":[161,170],"sources":[163],"failures/defects":[165],"perform":[167],"speedbinning":[168],"on":[169],"chips.":[171]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}