{"id":"https://openalex.org/W2169164501","doi":"https://doi.org/10.1109/etsym.2004.1347602","title":"Manufacturing-oriented testing of delay faults in the logic architecture of symmetrical FPGAs","display_name":"Manufacturing-oriented testing of delay faults in the logic architecture of symmetrical FPGAs","publication_year":2004,"publication_date":"2004-11-08","ids":{"openalex":"https://openalex.org/W2169164501","doi":"https://doi.org/10.1109/etsym.2004.1347602","mag":"2169164501"},"language":"en","primary_location":{"id":"doi:10.1109/etsym.2004.1347602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etsym.2004.1347602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005116115","display_name":"Patrick Girard","orcid":"https://orcid.org/0000-0003-0722-8772"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P. Girard","raw_affiliation_strings":["Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier,Sciences et Techniques du Languedoc, Universit\u00e9 Montpelher II, Montpellier, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier,Sciences et Techniques du Languedoc, Universit\u00e9 Montpelher II, Montpellier, France","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048586688","display_name":"Olivier H\u00e9ron","orcid":"https://orcid.org/0009-0007-0354-1522"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Heron","raw_affiliation_strings":["Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier,Sciences et Techniques du Languedoc, Universit\u00e9 Montpelher II, Montpellier, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier,Sciences et Techniques du Languedoc, Universit\u00e9 Montpelher II, Montpellier, France","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041515093","display_name":"S. Pravossoudovitch","orcid":null},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Pravossoudovitch","raw_affiliation_strings":["Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier,Sciences et Techniques du Languedoc, Universit\u00e9 Montpelher II, Montpellier, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier,Sciences et Techniques du Languedoc, Universit\u00e9 Montpelher II, Montpellier, France","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069159925","display_name":"M. Renovell","orcid":"https://orcid.org/0000-0002-3896-8231"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Renovell","raw_affiliation_strings":["Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier,Sciences et Techniques du Languedoc, Universit\u00e9 Montpelher II, Montpellier, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Laboratoire d'Informatique de Robotique et de Micro\u00e9lectronique de Montpellier,Sciences et Techniques du Languedoc, Universit\u00e9 Montpelher II, Montpellier, France","institution_ids":["https://openalex.org/I4210101743"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.53,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.68551539,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"14","issue":null,"first_page":"52","last_page":"57"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5565464496612549},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5522211194038391},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5448874831199646},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4821414649486542},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47890010476112366},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.341543048620224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3342878222465515},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14538151025772095}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5565464496612549},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5522211194038391},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5448874831199646},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4821414649486542},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47890010476112366},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.341543048620224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3342878222465515},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14538151025772095},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/etsym.2004.1347602","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etsym.2004.1347602","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.103.4243","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.103.4243","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.lirmm.fr/~heron/fichiers/paper_ets04.pdf","raw_type":"text"},{"id":"pmh:oai:HAL:lirmm-00108905v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-00108905","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ETS: European Test Symposium, May 2004, Ajaccio, Corsica, France. pp.117-122","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1543784493","https://openalex.org/W1565706974","https://openalex.org/W1853233938","https://openalex.org/W2011456762","https://openalex.org/W2099137537","https://openalex.org/W2099329957","https://openalex.org/W2102105233","https://openalex.org/W2124403117","https://openalex.org/W2127936519","https://openalex.org/W2136658794","https://openalex.org/W2142982703","https://openalex.org/W2143974498","https://openalex.org/W2150107614","https://openalex.org/W2151271718","https://openalex.org/W2151623737","https://openalex.org/W2153887537","https://openalex.org/W2170564220","https://openalex.org/W2532498749","https://openalex.org/W2543883089","https://openalex.org/W4243891218","https://openalex.org/W4285719527","https://openalex.org/W6674731624","https://openalex.org/W6682356174"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W2155289750","https://openalex.org/W1877758821","https://openalex.org/W2098419840","https://openalex.org/W1944377106","https://openalex.org/W1966764473","https://openalex.org/W1996820488"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"a":[5,24,65,104,138],"technique":[6,49],"for":[7],"an":[8,38],"exhaustive":[9],"testing":[10],"of":[11,20,34,53,78,86,116,125],"all":[12,126],"the":[13,17,32,51,57,69,75,79,84,95,99,117,123,127],"delay":[14,35,44,54,87,128],"faults":[15,36,45,55,129],"in":[16,23,37,56,93,103],"logic":[18,58,96],"architecture":[19,59],"symmetrical":[21],"FPGAs,":[22],"Manufacturing-Oriented":[25],"Test":[26],"(MOT)":[27],"context.":[28],"Previous":[29],"techniques,":[30],"concerning":[31],"test":[33,85,124,140],"FPGA,":[39],"have":[40],"mainly":[41],"focused":[42],"on":[43,46],"interconnexions.":[47],"Our":[48],"enables":[50],"detection":[52],"and":[60,137],"can":[61,130],"be":[62,131],"viewed":[63],"as":[64],"complementary":[66],"approach":[67],"to":[68,81,113],"previous":[70],"ones.":[71],"The":[72,89,107],"method":[73],"uses":[74],"reconfiguration":[76],"property":[77],"FPGA":[80],"make":[82],"easier":[83],"faults.":[88],"configuration":[90],"scheme":[91],"consists":[92],"chaining":[94],"cells":[97],"or":[98],"Look-Up":[100],"Tables":[101],"(LUTs)":[102],"specific":[105],"way.":[106],"chain":[108],"connects":[109],"each":[110],"LUT":[111],"output":[112],"one":[114],"input":[115],"next":[118],"LUT.":[119],"We":[120],"demonstrate":[121],"that":[122],"done":[132],"with":[133],"only":[134],"two":[135],"configurations":[136],"reduced":[139],"sequence.":[141]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}