{"id":"https://openalex.org/W4384009476","doi":"https://doi.org/10.1109/ets56758.2023.10174076","title":"An unprotected RISC-V Soft-core processor on an SRAM FPGA: Is it as bad as it sounds?","display_name":"An unprotected RISC-V Soft-core processor on an SRAM FPGA: Is it as bad as it sounds?","publication_year":2023,"publication_date":"2023-05-22","ids":{"openalex":"https://openalex.org/W4384009476","doi":"https://doi.org/10.1109/ets56758.2023.10174076"},"language":"en","primary_location":{"id":"doi:10.1109/ets56758.2023.10174076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets56758.2023.10174076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/319477131/An_unprotected_RISC-V_Soft-core_processor_on_an_SRAM_FPGA_Is_it_as_bad_as_it_sounds.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023084270","display_name":"Bruno Endres Forlin","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Bruno Endres Forlin","raw_affiliation_strings":["University of Twente,The Netherlands","University of Twente, The Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Twente,The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"University of Twente, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092451041","display_name":"Wouter van Huffelen","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Wouter van Huffelen","raw_affiliation_strings":["University of Twente,The Netherlands","University of Twente, The Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Twente,The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"University of Twente, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011899281","display_name":"Carlo Cazzaniga","orcid":"https://orcid.org/0000-0002-3110-0253"},"institutions":[{"id":"https://openalex.org/I1286704778","display_name":"Rutherford Appleton Laboratory","ror":"https://ror.org/03gq8fr08","country_code":"GB","type":"facility","lineage":["https://openalex.org/I1286704778","https://openalex.org/I162524378","https://openalex.org/I4210087105"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Carlo Cazzaniga","raw_affiliation_strings":["Rutherford Appleton Laboratory,UK","Rutherford Appleton Laboratory, UK"],"affiliations":[{"raw_affiliation_string":"Rutherford Appleton Laboratory,UK","institution_ids":["https://openalex.org/I1286704778"]},{"raw_affiliation_string":"Rutherford Appleton Laboratory, UK","institution_ids":["https://openalex.org/I1286704778"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054264208","display_name":"Paolo Rech","orcid":"https://orcid.org/0000-0002-9597-1007"},"institutions":[{"id":"https://openalex.org/I193223587","display_name":"University of Trento","ror":"https://ror.org/05trd4x28","country_code":"IT","type":"education","lineage":["https://openalex.org/I193223587"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Rech","raw_affiliation_strings":["Univeristy of Trento,Italy","Univeristy of Trento, Italy"],"affiliations":[{"raw_affiliation_string":"Univeristy of Trento,Italy","institution_ids":["https://openalex.org/I193223587"]},{"raw_affiliation_string":"Univeristy of Trento, Italy","institution_ids":["https://openalex.org/I193223587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010135755","display_name":"Nikolaos Alachiotis","orcid":"https://orcid.org/0000-0001-8162-3792"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Nikolaos Alachiotis","raw_affiliation_strings":["University of Twente,The Netherlands","University of Twente, The Netherlands"],"affiliations":[{"raw_affiliation_string":"University of Twente,The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"University of Twente, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048232172","display_name":"Marco Ottavi","orcid":"https://orcid.org/0000-0002-5064-7342"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]},{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT","NL"],"is_corresponding":false,"raw_author_name":"Marco Ottavi","raw_affiliation_strings":["University of Twente,The Netherlands","University of Twente, The Netherlands","University of Rome Tor Vergata, Italy"],"affiliations":[{"raw_affiliation_string":"University of Twente,The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"University of Twente, The Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"University of Rome Tor Vergata, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5023084270"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":0.5263,"has_fulltext":true,"cited_by_count":4,"citation_normalized_percentile":{"value":0.64178971,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8198685646057129},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.71944659948349},{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.7091898918151855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6416035294532776},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6136192083358765},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5878021717071533},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5659829378128052},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5203251838684082},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.4706170856952667},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4324607849121094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3972488343715668},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.27565330266952515},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1525384783744812},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09377998113632202}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8198685646057129},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.71944659948349},{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.7091898918151855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6416035294532776},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6136192083358765},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5878021717071533},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5659829378128052},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5203251838684082},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.4706170856952667},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4324607849121094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3972488343715668},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.27565330266952515},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1525384783744812},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09377998113632202},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/ets56758.2023.10174076","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets56758.2023.10174076","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:publications/021d716d-f5e8-470b-9733-290911607378","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/021d716d-f5e8-470b-9733-290911607378","pdf_url":"https://ris.utwente.nl/ws/files/319477131/An_unprotected_RISC-V_Soft-core_processor_on_an_SRAM_FPGA_Is_it_as_bad_as_it_sounds.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Forlin, B E, van Huffelen, W, Cazzaniga, C, Rech, P, Alachiotis, N & Ottavi, M 2023, An unprotected RISC-V Soft-core processor on an SRAM FPGA : Is it as bad as it sounds? in Proceedings - 2023 IEEE European Test Symposium, ETS 2023. Proceedings IEEE European Test Symposium (ETS), vol. 2023, IEEE, Piscataway, NJ, 28th IEEE European Test Symposium, ETS 2023, Venice, Italy, 22/05/23. https://doi.org/10.1109/ETS56758.2023.10174076","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:art.torvergata.it:2108/384185","is_oa":false,"landing_page_url":"https://hdl.handle.net/2108/384185","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unitn.it:11572/434272","is_oa":false,"landing_page_url":"https://hdl.handle.net/11572/434272","pdf_url":null,"source":{"id":"https://openalex.org/S4306401913","display_name":"Institutional Research Information System (Universit\u00e0 degli Studi di Trento)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I193223587","host_organization_name":"University of Trento","host_organization_lineage":["https://openalex.org/I193223587"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:purl.org/net/epubs:work/54230565","is_oa":false,"landing_page_url":"https://epubs.stfc.ac.uk/work/54230565","pdf_url":null,"source":{"id":"https://openalex.org/S4306400600","display_name":"ePubs (Science and Technology Facilities Council, Research Councils UK)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I162524378","host_organization_name":"Science and Technology Facilities Council","host_organization_lineage":["https://openalex.org/I162524378"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:publications/021d716d-f5e8-470b-9733-290911607378","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/021d716d-f5e8-470b-9733-290911607378","pdf_url":"https://ris.utwente.nl/ws/files/319477131/An_unprotected_RISC-V_Soft-core_processor_on_an_SRAM_FPGA_Is_it_as_bad_as_it_sounds.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Forlin, B E, van Huffelen, W, Cazzaniga, C, Rech, P, Alachiotis, N & Ottavi, M 2023, An unprotected RISC-V Soft-core processor on an SRAM FPGA : Is it as bad as it sounds? in Proceedings - 2023 IEEE European Test Symposium, ETS 2023. Proceedings IEEE European Test Symposium (ETS), vol. 2023, IEEE, Piscataway, NJ, 28th IEEE European Test Symposium, ETS 2023, Venice, Italy, 22/05/23. https://doi.org/10.1109/ETS56758.2023.10174076","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","score":0.8199999928474426,"display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W4384009476.pdf"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W2123907700","https://openalex.org/W2296343188","https://openalex.org/W2369855514","https://openalex.org/W2529578574","https://openalex.org/W2559705978","https://openalex.org/W2559930489","https://openalex.org/W2771049336","https://openalex.org/W2806892359","https://openalex.org/W2806983213","https://openalex.org/W2944339534","https://openalex.org/W2978231018","https://openalex.org/W3026432130","https://openalex.org/W3046320443","https://openalex.org/W3115144728","https://openalex.org/W3146456515","https://openalex.org/W3197721294","https://openalex.org/W4280566890","https://openalex.org/W4283119709","https://openalex.org/W4297336601","https://openalex.org/W6697572560"],"related_works":["https://openalex.org/W1544665014","https://openalex.org/W2748364266","https://openalex.org/W4243861219","https://openalex.org/W2556374054","https://openalex.org/W2069545207","https://openalex.org/W2092579166","https://openalex.org/W2969723039","https://openalex.org/W1977947048","https://openalex.org/W2914540329","https://openalex.org/W2906337187"],"abstract_inverted_index":{"Fast":[0],"development,":[1],"low":[2],"cost,":[3],"and":[4,27,90,127],"reconfigurability":[5],"are":[6,20,62],"becoming":[7],"critical":[8],"factors":[9],"for":[10,52,86],"aerospace":[11],"applications,":[12,54],"making":[13],"SRAM":[14,18],"FPGAs":[15,19],"attractive.":[16],"However,":[17],"prone":[21],"to":[22,58,64],"errors":[23,108,126],"in":[24,95,109],"the":[25,29,70,92,96,100,104,110,114,121,124,132,137],"user":[26,93],"on":[28],"configuration":[30],"bits.":[31],"For":[32],"their":[33],"correct":[34],"functioning,":[35],"they":[36],"must":[37],"be":[38],"capable":[39],"of":[40,72,103,107,123,131],"withstanding":[41],"failures":[42],"without":[43],"sacrificing":[44],"much":[45],"performance.":[46],"When":[47],"adjusting":[48],"a":[49],"soft":[50],"core":[51],"these":[53],"it":[55],"is":[56,99],"essential":[57],"know":[59],"where":[60],"redundancies":[61],"necessary,":[63],"avoid":[65],"unnecessary":[66],"overhead.":[67],"We":[68],"characterize":[69],"reliability":[71],"an":[73,78],"unprotected":[74],"RISC-V":[75],"microcontroller":[76],"using":[77],"accelerated":[79],"neutron":[80],"beam.":[81],"Our":[82],"investigation":[83],"shows":[84],"that,":[85],"our":[87],"chosen":[88],"benchmark":[89,115],"processor,":[91],"data":[94,133,144,148],"memory":[97],"banks":[98],"leading":[101],"cause":[102,120],"total":[105],"number":[106],"application.":[111],"By":[112],"reversing":[113],"operations,":[116],"we":[117],"could":[118],"root":[119],"origin":[122],"observed":[125],"found":[128],"that":[129,149],"most":[130],"corruption":[134],"detected":[135],"during":[136],"runs":[138],"stem":[139],"from":[140,146],"previously":[141],"corrupt":[142],"input":[143],"or":[145],"output":[147],"were":[150],"corrupted":[151],"while":[152],"transmitting.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2023-07-13T00:00:00"}