{"id":"https://openalex.org/W3174739091","doi":"https://doi.org/10.1109/ets50041.2021.9465391","title":"Testing Embedded Toggle Pattern Generation Through On-Chip IR Drop Monitoring","display_name":"Testing Embedded Toggle Pattern Generation Through On-Chip IR Drop Monitoring","publication_year":2021,"publication_date":"2021-05-24","ids":{"openalex":"https://openalex.org/W3174739091","doi":"https://doi.org/10.1109/ets50041.2021.9465391","mag":"3174739091"},"language":"en","primary_location":{"id":"doi:10.1109/ets50041.2021.9465391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets50041.2021.9465391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021790530","display_name":"Kazuki Monta","orcid":"https://orcid.org/0000-0003-1590-4822"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazuki Monta","raw_affiliation_strings":["Kobe University, Kobe, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010035759","display_name":"Leonidas Kataselas","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Leonidas Kataselas","raw_affiliation_strings":["Aristotle University, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035749726","display_name":"Ferenc Fodor","orcid":"https://orcid.org/0000-0002-6640-2067"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Ferenc Fodor","raw_affiliation_strings":["IMEC, Leuven, Belgium"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkis Hatzopoulos","raw_affiliation_strings":["Aristotle University, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aristotle University, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070370721","display_name":"Makoto Nagata","orcid":"https://orcid.org/0000-0002-0625-9107"},"institutions":[{"id":"https://openalex.org/I65837984","display_name":"Kobe University","ror":"https://ror.org/03tgsfw79","country_code":"JP","type":"education","lineage":["https://openalex.org/I65837984"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Nagata","raw_affiliation_strings":["Kobe University, Kobe, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Kobe University, Kobe, Japan","institution_ids":["https://openalex.org/I65837984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044629739","display_name":"Erik Jan Marinissen","orcid":"https://orcid.org/0000-0002-5058-8303"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]},{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["BE","NL"],"is_corresponding":false,"raw_author_name":"Erik Jan Marinissen","raw_affiliation_strings":["IMEC, Leuven, Belgium","TU Eindhoven, Eindhoven, the Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"TU Eindhoven, Eindhoven, the Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7026205062866211},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5745616555213928},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5738433003425598},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5706755518913269},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5688862204551697},{"id":"https://openalex.org/keywords/waveform","display_name":"Waveform","score":0.5475935339927673},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.4811457395553589},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4796200692653656},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4688730239868164},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.42139601707458496},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4209689497947693},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41336822509765625},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4120892584323883},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35916659235954285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29132866859436035},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27507877349853516}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7026205062866211},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5745616555213928},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5738433003425598},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5706755518913269},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5688862204551697},{"id":"https://openalex.org/C197424946","wikidata":"https://www.wikidata.org/wiki/Q1165717","display_name":"Waveform","level":3,"score":0.5475935339927673},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.4811457395553589},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4796200692653656},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4688730239868164},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.42139601707458496},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4209689497947693},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41336822509765625},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4120892584323883},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35916659235954285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29132866859436035},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27507877349853516},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ets50041.2021.9465391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets50041.2021.9465391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:publications/8ed051d7-da23-471e-8224-e80d14716ff4","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/8ed051d7-da23-471e-8224-e80d14716ff4","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Monta, K, Kataselas, L, Fodor, F, Hatzopoulos, A, Nagata, M & Marinissen, E J 2021, Testing Embedded Toggle Pattern Generation through On-Chip IR Drop Monitoring. in 2021 IEEE European Test Symposium (ETS)., 9465391, Institute of Electrical and Electronics Engineers, 26th IEEE European Test Symposium, ETS 2021, Bruges, Belgium, 24/05/21. https://doi.org/10.1109/ETS50041.2021.9465391","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:tue:oai:pure.tue.nl:publications/8ed051d7-da23-471e-8224-e80d14716ff4","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/8ed051d7-da23-471e-8224-e80d14716ff4","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2021 IEEE European Test Symposium (ETS)","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1986143702","https://openalex.org/W2006312753","https://openalex.org/W2102355929","https://openalex.org/W2137411851","https://openalex.org/W2170046261","https://openalex.org/W2503952136","https://openalex.org/W2769875290","https://openalex.org/W2770730573","https://openalex.org/W2912475159","https://openalex.org/W2955763667","https://openalex.org/W6651700774"],"related_works":["https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W4226211266","https://openalex.org/W2991151827","https://openalex.org/W2130440338","https://openalex.org/W1574518580","https://openalex.org/W2791832526","https://openalex.org/W2161229876","https://openalex.org/W1017999001"],"abstract_inverted_index":{"On-chip":[0],"monitor":[1],"(OCM)":[2],"circuits":[3,28],"capture":[4],"dynamic":[5],"power-supply":[6],"(PS)":[7],"waveforms":[8],"within":[9],"power":[10,32],"domains":[11],"individually":[12],"bounded":[13],"by":[14,136],"dedicated":[15],"micro":[16],"voltage":[17,60],"regulator":[18],"modules":[19],"(\u03bcVRMs).":[20],"This":[21,126],"paper":[22],"uses":[23],"OCM":[24,59,99,109],"to":[25,130],"diagnose":[26],"VLSI":[27],"with":[29],"a":[30,70,101,121,137],"modular":[31],"management,":[33],"where":[34],"the":[35,40,45,48,51,58,78,85,131],"evolution":[36],"over":[37],"time":[38],"of":[39,119,123,133],"gate":[41],"switching":[42],"count,":[43],"in":[44,57,77,84,104],"clock":[46],"tree,":[47],"flip-flops,":[49],"and":[50,66,114],"combinational":[52],"logics":[53],"are":[54,117],"precisely":[55],"captured":[56],"waveforms.":[61],"A":[62],"mismatch":[63],"between":[64],"simulation":[65],"measurement":[67],"gives":[68],"us":[69],"warning":[71],"for":[72,100],"either":[73],"(1)":[74],"faulty":[75],"behavior":[76],"IC":[79],"hardware,":[80],"or":[81],"(2)":[82],"bugs":[83],"test":[86],"program.":[87],"In":[88],"this":[89],"paper,":[90],"we":[91],"demonstrate":[92],"an":[93],"IR-drop-based":[94],"toggle":[95],"diagnosis":[96],"technique":[97],"using":[98],"prototype":[102],"chip":[103],"180":[105],"nm":[106],"technology.":[107],"The":[108],"measurements":[110],"at":[111],"100":[112,115],"ps":[113],"\u03bcV":[116],"capable":[118],"reaching":[120],"resolution":[122],"18.7":[124],"fC/gate.":[125],"is":[127],"approximately":[128],"equivalent":[129],"amount":[132],"charge":[134],"consumed":[135],"single":[138],"two-input":[139],"NAND":[140],"gate.":[141]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}