{"id":"https://openalex.org/W2968160762","doi":"https://doi.org/10.1109/ets.2019.8791549","title":"Back-annotation of Interconnect Physical Properties for System-Level Crosstalk Modeling","display_name":"Back-annotation of Interconnect Physical Properties for System-Level Crosstalk Modeling","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2968160762","doi":"https://doi.org/10.1109/ets.2019.8791549","mag":"2968160762"},"language":"en","primary_location":{"id":"doi:10.1109/ets.2019.8791549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2019.8791549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090498703","display_name":"Rezgar Sadeghi","orcid":"https://orcid.org/0000-0003-0802-1474"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Rezgar Sadeghi","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045068003","display_name":"Nooshin Nosrati","orcid":"https://orcid.org/0009-0007-6230-5271"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Nooshin Nosrati","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088695299","display_name":"Katayoon Basharkhah","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Katayoon Basharkhah","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6055,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69215762,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8225018978118896},{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.7652049660682678},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7485337853431702},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7202631235122681},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.4935702085494995},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.4716331660747528},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4667750895023346},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4239358901977539},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.41755789518356323},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3458794951438904},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3444440960884094},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1576056182384491},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14797428250312805},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1339973509311676},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13007107377052307}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8225018978118896},{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.7652049660682678},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7485337853431702},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7202631235122681},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.4935702085494995},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.4716331660747528},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4667750895023346},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4239358901977539},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.41755789518356323},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3458794951438904},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3444440960884094},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1576056182384491},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14797428250312805},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1339973509311676},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13007107377052307},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ets.2019.8791549","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2019.8791549","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.8199999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1517015104","https://openalex.org/W1527229246","https://openalex.org/W1834694633","https://openalex.org/W1964525734","https://openalex.org/W2016217616","https://openalex.org/W2039396363","https://openalex.org/W2045137429","https://openalex.org/W2046241715","https://openalex.org/W2066367448","https://openalex.org/W2078553836","https://openalex.org/W2129269174","https://openalex.org/W2155237865","https://openalex.org/W2167801005","https://openalex.org/W2553481849","https://openalex.org/W2554383668","https://openalex.org/W2599823679","https://openalex.org/W4243630539","https://openalex.org/W4246044252","https://openalex.org/W6631039782"],"related_works":["https://openalex.org/W2301151507","https://openalex.org/W2170936907","https://openalex.org/W2380800843","https://openalex.org/W2140328095","https://openalex.org/W2027050626","https://openalex.org/W2544382002","https://openalex.org/W2949851887","https://openalex.org/W2376421566","https://openalex.org/W4252609075","https://openalex.org/W4321844105"],"abstract_inverted_index":{"As":[0],"digital":[1],"design":[2],"moves":[3],"into":[4,39,166],"higher":[5],"abstraction":[6,48],"levels,":[7],"chip-level":[8],"communications":[9],"become":[10],"more":[11],"complex,":[12],"thus":[13],"harder":[14],"to":[15,28,31,121,144],"consider":[16],"low-level":[17],"interconnection":[18],"signal":[19,33],"effects.":[20],"Abstract":[21],"interconnect":[22,72],"models":[23,181],"are":[24,164,182],"required":[25],"in":[26],"order":[27],"be":[29,50],"able":[30],"bring":[32],"integrity":[34],"issues":[35],"such":[36,163],"as":[37,122,162,184],"crosstalk":[38,58,107],"the":[40,43,56,95,99,127,145],"hands":[41],"of":[42,61,101,129,151],"high-level":[44,171],"system":[45],"designer.":[46],"Such":[47],"can":[49],"based":[51,115],"on,":[52],"and":[53,74,174,191],"back-annotated":[54],"from,":[55],"existing":[57],"fault":[59],"models,":[60,85],"which":[62],"MDSI":[63,117],"is":[64,78,139],"a":[65,112,132,136],"candidate.":[66],"While":[67],"MDSI,":[68],"by":[69,141],"considering":[70],"RLC":[71],"effects":[73,90],"not":[75],"just":[76],"RC,":[77],"an":[79,185],"improvement":[80],"over":[81],"some":[82],"other":[83,175],"proposed":[84],"its":[86],"simplified":[87],"adjacent":[88],"line":[89,138],"makes":[91],"it":[92],"inadequate":[93],"for":[94,105,170,187,192],"newer":[96],"technologies.":[97],"For":[98],"purpose":[100],"back-annotating":[102],"physical":[103],"properties":[104],"system-level":[106,176],"modeling,":[108,126],"we":[109,119],"have":[110],"developed":[111],"new":[113],"model":[114],"on":[116,135],"that":[118],"refer":[120],"Weighted-MDSI.":[123],"In":[124],"this":[125],"effect":[128],"lines":[130],"causing":[131],"cross-talk":[133],"noise":[134],"victim":[137],"weighted":[140],"their":[142],"distances":[143],"victim.":[146],"This":[147],"paper":[148],"extracts":[149],"parameters":[150,160],"our":[152],"presented":[153],"Weighted-MDSI":[154,189],"from":[155],"HSPICE":[156],"simulation":[157],"runs.":[158],"The":[159],"extracted":[161],"programmed":[165],"SystemC":[167],"communication":[168],"channels":[169],"reliability":[172],"evaluations":[173],"decision":[177],"makings.":[178],"Furthermore,":[179],"SystemC-AMS":[180],"considered":[183],"alternative":[186],"adjusting":[188],"parameters,":[190],"verification":[193],"purposes.":[194]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}