{"id":"https://openalex.org/W2966875859","doi":"https://doi.org/10.1109/ets.2019.8791526","title":"High-Level Combined Deterministic and Pseudo-exhuastive Test Generation for RISC Processors","display_name":"High-Level Combined Deterministic and Pseudo-exhuastive Test Generation for RISC Processors","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2966875859","doi":"https://doi.org/10.1109/ets.2019.8791526","mag":"2966875859"},"language":"en","primary_location":{"id":"doi:10.1109/ets.2019.8791526","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2019.8791526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/1908.02986","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Adeboye Stephen Oyeniran","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":true,"raw_author_name":"Adeboye Stephen Oyeniran","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Raimund Ubar","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Raimund Ubar","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Maksim Jenihhin","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Maksim Jenihhin","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Cemil Cem Gursoy","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Cemil Cem Gursoy","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]},{"author_position":"last","author":{"id":null,"display_name":"Jaan Raik","orcid":null},"institutions":[{"id":"https://openalex.org/I111112146","display_name":"Tallinn University of Technology","ror":"https://ror.org/0443cwa12","country_code":"EE","type":"education","lineage":["https://openalex.org/I111112146"]}],"countries":["EE"],"is_corresponding":false,"raw_author_name":"Jaan Raik","raw_affiliation_strings":["Department of Computer Systems, Tallinn University of Technology, Estonia"],"affiliations":[{"raw_affiliation_string":"Department of Computer Systems, Tallinn University of Technology, Estonia","institution_ids":["https://openalex.org/I111112146"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I111112146"],"apc_list":null,"apc_paid":null,"fwci":0.492,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.61629686,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"40","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.7768999934196472},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6744999885559082},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6402000188827515},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5640000104904175},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5375999808311462},{"id":"https://openalex.org/keywords/fault-model","display_name":"Fault model","score":0.47920000553131104},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4020000100135803},{"id":"https://openalex.org/keywords/stuck-at-fault","display_name":"Stuck-at fault","score":0.39500001072883606},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.3874000012874603},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.3865000009536743}],"concepts":[{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.7768999934196472},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6972000002861023},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6744999885559082},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6402000188827515},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5640000104904175},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5375999808311462},{"id":"https://openalex.org/C167391956","wikidata":"https://www.wikidata.org/wiki/Q1401211","display_name":"Fault model","level":3,"score":0.47920000553131104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4023999869823456},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4020000100135803},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.39500001072883606},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.3874000012874603},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.3865000009536743},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.3846000134944916},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.37540000677108765},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.3668000102043152},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.3531999886035919},{"id":"https://openalex.org/C107683887","wikidata":"https://www.wikidata.org/wiki/Q782466","display_name":"Integration testing","level":3,"score":0.3481999933719635},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.334199994802475},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.33230000734329224},{"id":"https://openalex.org/C2776365744","wikidata":"https://www.wikidata.org/wiki/Q5438149","display_name":"Fault Simulator","level":5,"score":0.32089999318122864},{"id":"https://openalex.org/C162443782","wikidata":"https://www.wikidata.org/wiki/Q1066228","display_name":"White-box testing","level":5,"score":0.3100999891757965},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.30790001153945923},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3025999963283539},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.301800012588501},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.30000001192092896},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.2985999882221222},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.2766999900341034},{"id":"https://openalex.org/C165825675","wikidata":"https://www.wikidata.org/wiki/Q1399743","display_name":"Model-based testing","level":4,"score":0.2736999988555908},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.26820001006126404},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.2651999890804291},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.2632000148296356},{"id":"https://openalex.org/C128942645","wikidata":"https://www.wikidata.org/wiki/Q1568346","display_name":"Test case","level":3,"score":0.2574999928474426},{"id":"https://openalex.org/C137726913","wikidata":"https://www.wikidata.org/wiki/Q7353550","display_name":"Robustness testing","level":3,"score":0.25679999589920044},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.25029999017715454}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ets.2019.8791526","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2019.8791526","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:1908.02986","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1908.02986","pdf_url":"https://arxiv.org/pdf/1908.02986","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:1908.02986","is_oa":true,"landing_page_url":"http://arxiv.org/abs/1908.02986","pdf_url":"https://arxiv.org/pdf/1908.02986","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1891950198","https://openalex.org/W1927443640","https://openalex.org/W1993225874","https://openalex.org/W1995827686","https://openalex.org/W2011494794","https://openalex.org/W2011745694","https://openalex.org/W2031313028","https://openalex.org/W2033613342","https://openalex.org/W2037073597","https://openalex.org/W2050670618","https://openalex.org/W2061104937","https://openalex.org/W2082836981","https://openalex.org/W2103363686","https://openalex.org/W2106864957","https://openalex.org/W2115795793","https://openalex.org/W2152640154","https://openalex.org/W2154237597","https://openalex.org/W2155341425","https://openalex.org/W2156278309","https://openalex.org/W2156710719","https://openalex.org/W2162696040","https://openalex.org/W2334801967","https://openalex.org/W2563483851","https://openalex.org/W2735383393","https://openalex.org/W2800011419","https://openalex.org/W4251758069","https://openalex.org/W6676649663"],"related_works":[],"abstract_inverted_index":{"Recent":[0],"safety":[1,22],"standards":[2],"set":[3,54,107],"stringent":[4],"requirements":[5],"for":[6,32,39,48,76,81,115,173],"the":[7,15,24,30,34,58,83,86,92,119,125,143,148,159,162,169,175,179],"target":[8],"fault":[9,99,127,136,140],"coverage":[10,141],"in":[11,142],"embedded":[12],"microprocessors,":[13],"with":[14],"objective":[16],"to":[17,73],"guarantee":[18],"robustness":[19],"and":[20,85,164],"functional":[21],"of":[23,36,55,57,108,118,124,161,168,178],"critical":[25],"electronic":[26],"systems.":[27],"This":[28],"motivates":[29],"need":[31],"improving":[33],"quality":[35],"test":[37,45,69,79,110,171],"generation":[38,46],"microprocessors.":[40],"A":[41],"new":[42],"high-level":[43,97,126],"implementation-independent":[44],"method":[47],"RISC":[49,181],"processors":[50],"is":[51,60,71,101,129],"proposed.":[52,102],"The":[53,122],"instructions":[56],"processor":[59],"partitioned":[61],"into":[62],"groups.":[63],"For":[64,90,146],"each":[65,116],"group,":[66],"a":[67,95,106],"dedicated":[68],"template":[70],"created,":[72],"be":[74],"used":[75],"generating":[77,147],"two":[78],"programs,":[80],"testing":[82,91,174],"control":[84,93,98,144],"data":[87,111,149,153],"paths":[88],"respectively.":[89],"part,":[94],"novel":[96],"model":[100,128],"Using":[103],"this":[104],"model,":[105],"deterministic":[109],"operands":[112,154],"are":[113,155],"generated":[114,170],"instruction":[117],"given":[120],"group.":[121],"advantage":[123],"that":[130],"it":[131],"covers":[132],"larger":[133],"than":[134],"SAF":[135],"class":[137],"including":[138],"multiple":[139],"part.":[145],"path":[150],"test,":[151],"pseudo-exhaustive":[152],"used.":[156],"We":[157],"investigated":[158],"feasibility":[160],"approach":[163],"demonstrated":[165],"high":[166],"efficiency":[167],"programs":[172],"execute":[176],"module":[177],"miniMIPS":[180],"processor.":[182]},"counts_by_year":[{"year":2020,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2019-08-13T00:00:00"}