{"id":"https://openalex.org/W2811164028","doi":"https://doi.org/10.1109/ets.2018.8400709","title":"Extending post-silicon coverage measurement using time-multiplexed FPGA overlays","display_name":"Extending post-silicon coverage measurement using time-multiplexed FPGA overlays","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2811164028","doi":"https://doi.org/10.1109/ets.2018.8400709","mag":"2811164028"},"language":"en","primary_location":{"id":"doi:10.1109/ets.2018.8400709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2018.8400709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 23rd European Test Symposium (ETS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064318448","display_name":"Fatemeh Eslami","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Fatemeh Eslami","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025451600","display_name":"Eddie Hung","orcid":"https://orcid.org/0000-0001-7670-116X"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Eddie Hung","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J.E. Wilton","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05931808,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.70741868019104},{"id":"https://openalex.org/keywords/overlay","display_name":"Overlay","score":0.7050521373748779},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7018868923187256},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6414473652839661},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6325750350952148},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.5736837387084961},{"id":"https://openalex.org/keywords/visibility","display_name":"Visibility","score":0.5500301122665405},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.49001017212867737},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3258596360683441},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2162991464138031},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13996350765228271},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10859832167625427}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.70741868019104},{"id":"https://openalex.org/C136085584","wikidata":"https://www.wikidata.org/wiki/Q910289","display_name":"Overlay","level":2,"score":0.7050521373748779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7018868923187256},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6414473652839661},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6325750350952148},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.5736837387084961},{"id":"https://openalex.org/C123403432","wikidata":"https://www.wikidata.org/wiki/Q654068","display_name":"Visibility","level":2,"score":0.5500301122665405},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.49001017212867737},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3258596360683441},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2162991464138031},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13996350765228271},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10859832167625427},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ets.2018.8400709","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2018.8400709","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 23rd European Test Symposium (ETS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2005602803","https://openalex.org/W2054635469","https://openalex.org/W2284193196","https://openalex.org/W2578575989"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2392812199","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W4200176076","https://openalex.org/W2387706296","https://openalex.org/W2993910401","https://openalex.org/W2258948885"],"abstract_inverted_index":{"Test":[0],"coverage":[1,20,38,106,114],"has":[2],"emerged":[3],"as":[4,57,76],"an":[5],"essential":[6],"metric":[7],"for":[8],"evaluating":[9],"the":[10,26,31,64,82],"effectiveness":[11],"of":[12,28,34,47,66,84],"both":[13],"pre-silicon":[14],"verification":[15],"and":[16,69],"post-silicon":[17,21],"validation.":[18],"Evaluating":[19],"is":[22],"difficult":[23],"due":[24],"to":[25,40,62,86,103,112],"lack":[27],"visibility":[29,74],"into":[30],"internal":[32],"operation":[33],"integrated":[35],"circuits.":[36],"Adding":[37],"monitors":[39,107],"a":[41,44,58,109],"design":[42],"consumes":[43],"significant":[45],"amount":[46],"chip":[48],"area.":[49],"Field-Programmable":[50],"Gate":[51],"Arrays":[52],"(FPGAs)":[53],"are":[54],"commonly":[55],"deployed":[56],"rapid":[59],"prototyping":[60],"platform":[61],"accelerate":[63],"validation":[65],"digital":[67],"designs,":[68],"though":[70],"they":[71],"share":[72],"same":[73],"challenges":[75],"post-silicon,":[77],"recent":[78],"work":[79],"have":[80],"proposed":[81],"use":[83],"overlays":[85],"improve":[87],"debug":[88,98],"effectiveness.":[89],"In":[90],"this":[91,96],"paper,":[92],"we":[93],"describe":[94],"how":[95],"emerging":[97],"technology":[99],"can":[100],"be":[101],"re-purposed":[102],"also":[104],"implement":[105],"in":[108],"time-multiplexed":[110],"fashion":[111],"evaluate":[113],"at":[115],"post-silicon.":[116]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}