{"id":"https://openalex.org/W2501675095","doi":"https://doi.org/10.1109/ets.2016.7519329","title":"Transistor stuck-on fault detection tests for digital CMOS circuits","display_name":"Transistor stuck-on fault detection tests for digital CMOS circuits","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2501675095","doi":"https://doi.org/10.1109/ets.2016.7519329","mag":"2501675095"},"language":"en","primary_location":{"id":"doi:10.1109/ets.2016.7519329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2016.7519329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21th IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103033725","display_name":"Xijiang Lin","orcid":"https://orcid.org/0000-0003-1794-3788"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xijiang Lin","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar M. Reddy","raw_affiliation_strings":["ECE Department, University of Iowa, Iowa City, IA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ECE Department, University of Iowa, Iowa City, IA, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.9680230021476746},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7117407321929932},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.659521222114563},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5946965217590332},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5799738764762878},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5663830041885376},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5571773648262024},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.54075026512146},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4754880666732788},{"id":"https://openalex.org/keywords/integrated-injection-logic","display_name":"Integrated injection logic","score":0.4753289520740509},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4632623791694641},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.45059075951576233},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.44923004508018494},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4405677318572998},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.309082567691803},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2670738697052002},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21675246953964233}],"concepts":[{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.9680230021476746},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7117407321929932},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.659521222114563},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5946965217590332},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5799738764762878},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5663830041885376},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5571773648262024},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.54075026512146},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4754880666732788},{"id":"https://openalex.org/C159903706","wikidata":"https://www.wikidata.org/wiki/Q173574","display_name":"Integrated injection logic","level":5,"score":0.4753289520740509},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4632623791694641},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.45059075951576233},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.44923004508018494},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4405677318572998},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.309082567691803},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2670738697052002},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21675246953964233},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ets.2016.7519329","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2016.7519329","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21th IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309904","display_name":"Auburn University","ror":"https://ror.org/02v80fc35"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1489242265","https://openalex.org/W1625402502","https://openalex.org/W1669125078","https://openalex.org/W1909613302","https://openalex.org/W1983881446","https://openalex.org/W2009380948","https://openalex.org/W2101406500","https://openalex.org/W2107479796","https://openalex.org/W2120859640","https://openalex.org/W2142030290","https://openalex.org/W2147198689","https://openalex.org/W2170668119","https://openalex.org/W2171106257","https://openalex.org/W2186098964","https://openalex.org/W4245000484","https://openalex.org/W4247409213","https://openalex.org/W6829579079"],"related_works":["https://openalex.org/W1485027372","https://openalex.org/W2017528947","https://openalex.org/W4206656053","https://openalex.org/W1843096359","https://openalex.org/W2586049422","https://openalex.org/W2108396794","https://openalex.org/W2155174752","https://openalex.org/W1900707063","https://openalex.org/W3166523576","https://openalex.org/W2032786864"],"abstract_inverted_index":{"Typically":[0],"IDDQ":[1,42,105],"measurement":[2],"based":[3,54,74,106],"tests":[4,58,73,94],"are":[5,25,62],"used":[6],"to":[7],"detect":[8],"transistor-stuck-on":[9],"(TSON)":[10],"faults":[11,40],"in":[12,59,82,96],"digital":[13,22,84],"CMOS":[14,83],"circuits.":[15,86],"As":[16],"the":[17,28,80,93,117,120],"minimum":[18],"feature":[19],"sizes":[20],"of":[21,30,33,38,71,119],"VLSI":[23,34],"circuits":[24,115],"reduced":[26],"and":[27,112],"magnitudes":[29],"static":[31],"current":[32],"chips":[35],"increase,":[36],"detection":[37],"TSON":[39],"using":[41],"measurements":[43],"is":[44],"becoming":[45],"difficult":[46],"if":[47],"not":[48],"impossible.":[49],"For":[50],"this":[51,60,66,97],"reason":[52],"voltage":[53],"tests,":[55],"called":[56],"logic":[57,72,85,122],"work,":[61],"being":[63],"investigated.":[64],"In":[65],"work":[67,98],"we":[68],"propose":[69],"generation":[70],"on":[75,110],"Boolean":[76],"functions":[77],"implemented":[78],"by":[79],"gates":[81],"We":[87],"also":[88],"show":[89],"that,":[90],"when":[91],"available,":[92],"proposed":[95,104,121],"should":[99],"be":[100],"preferred":[101],"over":[102],"earlier":[103],"tests.":[107,123],"Experimental":[108],"results":[109],"ISCAS-89":[111],"ITC'99":[113],"benchmark":[114],"demonstrate":[116],"effectiveness":[118]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}