{"id":"https://openalex.org/W2480217323","doi":"https://doi.org/10.1109/ets.2016.7519305","title":"Behavior and test of open-gate defects in FinFET based cells","display_name":"Behavior and test of open-gate defects in FinFET based cells","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2480217323","doi":"https://doi.org/10.1109/ets.2016.7519305","mag":"2480217323"},"language":"en","primary_location":{"id":"doi:10.1109/ets.2016.7519305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2016.7519305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21th IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081517797","display_name":"F. Mesalles","orcid":null},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"F. Mesalles","raw_affiliation_strings":["National Institute for Astrophysics, Optics and Electronics (INAOE), Puebla, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute for Astrophysics, Optics and Electronics (INAOE), Puebla, M\u00e9xico","institution_ids":["https://openalex.org/I39824353"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006378839","display_name":"Hector Villacorta","orcid":"https://orcid.org/0000-0003-4405-4935"},"institutions":[{"id":"https://openalex.org/I4210161008","display_name":"Universidad Polit\u00e9cnica de Aguascalientes","ror":"https://ror.org/05xg5y175","country_code":"MX","type":"education","lineage":["https://openalex.org/I4210161008"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"H. Villacorta","raw_affiliation_strings":["Polytechnic University of Aguascalientes, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Polytechnic University of Aguascalientes, M\u00e9xico","institution_ids":["https://openalex.org/I4210161008"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069159925","display_name":"M. Renovell","orcid":"https://orcid.org/0000-0002-3896-8231"},"institutions":[{"id":"https://openalex.org/I4210101743","display_name":"Laboratoire d'Informatique, de Robotique et de Micro\u00e9lectronique de Montpellier","ror":"https://ror.org/013yean28","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1326498283","https://openalex.org/I151295451","https://openalex.org/I19894307","https://openalex.org/I4210101743","https://openalex.org/I4210159245","https://openalex.org/I4405261681"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Renovell","raw_affiliation_strings":["LIRMM, Montpellier, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LIRMM, Montpellier, France","institution_ids":["https://openalex.org/I4210101743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038219219","display_name":"Victor Champac","orcid":"https://orcid.org/0000-0002-4440-3800"},"institutions":[{"id":"https://openalex.org/I39824353","display_name":"National Institute of Astrophysics, Optics and Electronics","ror":"https://ror.org/00bpmmc63","country_code":"MX","type":"facility","lineage":["https://openalex.org/I39824353"]}],"countries":["MX"],"is_corresponding":false,"raw_author_name":"V. Champac","raw_affiliation_strings":["National Institute for Astrophysics, Optics and Electronics (INAOE), Puebla, M\u00e9xico"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute for Astrophysics, Optics and Electronics (INAOE), Puebla, M\u00e9xico","institution_ids":["https://openalex.org/I39824353"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7441,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.74981405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7346892952919006},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.6092787384986877},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6038316488265991},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5723922848701477},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.562645673751831},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5296179056167603},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5089824199676514},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4817195534706116},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.47720345854759216},{"id":"https://openalex.org/keywords/fin","display_name":"Fin","score":0.4541867971420288},{"id":"https://openalex.org/keywords/solver","display_name":"Solver","score":0.43679049611091614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3018614649772644},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.25549131631851196},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09480935335159302}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7346892952919006},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.6092787384986877},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6038316488265991},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5723922848701477},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.562645673751831},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5296179056167603},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5089824199676514},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4817195534706116},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.47720345854759216},{"id":"https://openalex.org/C91721477","wikidata":"https://www.wikidata.org/wiki/Q778612","display_name":"Fin","level":2,"score":0.4541867971420288},{"id":"https://openalex.org/C2778770139","wikidata":"https://www.wikidata.org/wiki/Q1966904","display_name":"Solver","level":2,"score":0.43679049611091614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3018614649772644},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.25549131631851196},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09480935335159302},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ets.2016.7519305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2016.7519305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 21th IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:lirmm-01923016v1","is_oa":false,"landing_page_url":"https://hal-lirmm.ccsd.cnrs.fr/lirmm-01923016","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"21th IEEE European Test Symposium","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1625402502","https://openalex.org/W1637395447","https://openalex.org/W1966797259","https://openalex.org/W1988932225","https://openalex.org/W2008990681","https://openalex.org/W2030803814","https://openalex.org/W2041508134","https://openalex.org/W2076615226","https://openalex.org/W2077512016","https://openalex.org/W2078427776","https://openalex.org/W2087488968","https://openalex.org/W2103657905","https://openalex.org/W2141664222","https://openalex.org/W2150665550","https://openalex.org/W4239405411","https://openalex.org/W6647751704","https://openalex.org/W7033707005"],"related_works":["https://openalex.org/W2092177242","https://openalex.org/W2014709025","https://openalex.org/W2186864281","https://openalex.org/W2155019192","https://openalex.org/W4295791167","https://openalex.org/W2000473227","https://openalex.org/W4255427455","https://openalex.org/W2019513361","https://openalex.org/W2086397253","https://openalex.org/W3125341812"],"abstract_inverted_index":{"FinFET":[0,47,150],"technology":[1,124],"has":[2],"become":[3],"the":[4,56,71,99,114,137],"most":[5,97],"promising":[6],"alternative":[7],"to":[8,34,88,118,144,154],"continue":[9],"CMOS":[10,93,123],"scaling.":[11],"However,":[12,96],"Finfet":[13],"design":[14],"makes":[15,113],"use":[16,107],"of":[17,55,70,98,108,136],"complex":[18],"interconnect":[19],"structures":[20],"(e.g":[21],"middle-of-line":[22],"-MOL-":[23],"interconnections),":[24],"and":[25,27,67,76,110,125],"multi-fin":[26,109],"multi-finger":[28,111],"devices,":[29],"which":[30],"pose":[31,129],"a":[32,133],"challenge":[33],"test":[35,147],"open":[36,41,83,100],"defects.":[37],"In":[38],"this":[39],"paper,":[40],"defects":[42,73],"at":[43],"gate":[44],"locations":[45,84,101],"in":[46,91,121,142],"based":[48,94,151],"cells":[49,57],"are":[50,58,80],"investigated.":[51],"The":[52,65,106],"parasitic":[53],"capacitances":[54],"extracted":[59],"using":[60],"Raphael":[61],"3D":[62],"Field":[63],"Solver.":[64],"logic":[66,152],"dynamic":[68],"behavior":[69,139],"opens":[72,115,127],"is":[74,140],"analyzed,":[75],"possible":[77],"defective":[78],"topologies":[79],"defined.":[81],"Some":[82],"present":[85,102],"behaviors":[86],"similar":[87],"those":[89],"presented":[90],"planar":[92,122],"circuits.":[95],"new":[103,146],"subtle":[104],"behaviors.":[105],"devices":[112],"more":[116],"difficult":[117],"detect":[119],"than":[120],"non-detectable":[126],"may":[128],"reliability":[130],"issues.":[131],"Hence,":[132],"good":[134],"understanding":[135],"defect":[138],"needed":[141],"order":[143],"develop":[145],"strategies":[148],"for":[149],"circuits":[153,156],"have":[155],"with":[157],"higher":[158],"quality.":[159]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}