{"id":"https://openalex.org/W1956879420","doi":"https://doi.org/10.1109/ets.2015.7138751","title":"New drain current model for nano-meter MOS transistors on-chip threshold voltage test","display_name":"New drain current model for nano-meter MOS transistors on-chip threshold voltage test","publication_year":2015,"publication_date":"2015-05-01","ids":{"openalex":"https://openalex.org/W1956879420","doi":"https://doi.org/10.1109/ets.2015.7138751","mag":"1956879420"},"language":"en","primary_location":{"id":"doi:10.1109/ets.2015.7138751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2015.7138751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 20th IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027188334","display_name":"Jinbo Wan","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":true,"raw_author_name":"Jinbo Wan","raw_affiliation_strings":["Testable Design and Test of Integrated Systems Group (TDT), University of Twente, Netherlands","Testable Design and Test of Integrated Systems Group (TDT), CTIT, University of Twente, Netherlands"],"affiliations":[{"raw_affiliation_string":"Testable Design and Test of Integrated Systems Group (TDT), University of Twente, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"Testable Design and Test of Integrated Systems Group (TDT), CTIT, University of Twente, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063280452","display_name":"Hans G. Kerkhoff","orcid":null},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hans G. Kerkhoff","raw_affiliation_strings":["Testable Design and Test of Integrated Systems Group (TDT), University of Twente, Netherlands","Testable Design and Test of Integrated Systems Group (TDT), CTIT, University of Twente, Netherlands"],"affiliations":[{"raw_affiliation_string":"Testable Design and Test of Integrated Systems Group (TDT), University of Twente, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"Testable Design and Test of Integrated Systems Group (TDT), CTIT, University of Twente, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5027188334"],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":0.1973,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57369836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.7731063365936279},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.7230192422866821},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.6991844177246094},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5620948076248169},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5580459237098694},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5059787631034851},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.46642738580703735},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4595254063606262},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37927061319351196},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3658090829849243},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3521556854248047},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1181505024433136}],"concepts":[{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.7731063365936279},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.7230192422866821},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.6991844177246094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5620948076248169},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5580459237098694},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5059787631034851},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.46642738580703735},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4595254063606262},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37927061319351196},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3658090829849243},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3521556854248047},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1181505024433136},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ets.2015.7138751","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2015.7138751","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 20th IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/93e50e88-9235-43c4-b471-06c9d515917e","is_oa":false,"landing_page_url":"https://research.utwente.nl/en/publications/93e50e88-9235-43c4-b471-06c9d515917e","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Wan, J & Kerkhoff, H G 2015, New drain current model for nano-meter MOS transistors on-chip threshold voltage test. in 20th IEEE European Test Symposium, ETS 2015. IEEE, USA, pp. 1-6, 20th IEEE European Test Symposium, ETS 2015, Cluj Napoca, Romania, 25/05/15. https://doi.org/10.1109/ETS.2015.7138751","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:ris.utwente.nl:publications/93e50e88-9235-43c4-b471-06c9d515917e","is_oa":false,"landing_page_url":"http://eprints.eemcs.utwente.nl/secure2/26295/01/07138751.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7799999713897705,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334850","display_name":"Agentschap NL","ror":"https://ror.org/00mvd2t81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2011525825","https://openalex.org/W2015424449","https://openalex.org/W2079826846","https://openalex.org/W2096652287","https://openalex.org/W2114648586","https://openalex.org/W2131947274","https://openalex.org/W2139423216","https://openalex.org/W2151118077"],"related_works":["https://openalex.org/W2621684361","https://openalex.org/W1593219341","https://openalex.org/W1742453416","https://openalex.org/W2109746608","https://openalex.org/W2006330903","https://openalex.org/W1563147421","https://openalex.org/W2272535745","https://openalex.org/W2262823117","https://openalex.org/W2123053440","https://openalex.org/W4254968926"],"abstract_inverted_index":{"Traditional":[0],"reliability":[1,112],"tests":[2],"use":[3],"complicated":[4],"equipment,":[5],"like":[6],"probe":[7],"stations":[8],"and":[9,24,42,73,84,92,116],"semiconductor":[10],"parameter":[11],"analyzers,":[12],"to":[13,32,101],"measure":[14],"changes":[15],"in":[16],"transistors'":[17],"threshold":[18,35,109],"voltages,":[19],"which":[20],"are":[21,99,124],"both":[22],"expensive":[23],"time":[25],"consuming.":[26],"This":[27,67],"paper":[28],"provides":[29],"an":[30,107],"idea":[31],"test":[33,110],"the":[34,48,59,80,103],"voltage":[36],"with":[37],"existing":[38],"low-to-moderate":[39],"accuracy":[40],"ADCs":[41],"DACs":[43],"inside":[44],"SoCs.":[45],"To":[46],"avoid":[47],"low-accuracy":[49],"limitation":[50],"of":[51],"measurement":[52,119],"results,":[53],"a":[54],"new":[55,104],"MOS":[56,61],"model":[57,68],"for":[58,76,111,120],"nano-meter":[60],"transistor":[62],"drain":[63],"current":[64],"is":[65,74,114],"proposed.":[66],"only":[69],"uses":[70],"six":[71],"parameters":[72],"valid":[75],"all":[77],"regimes,":[78],"being":[79],"sub-threshold/weak-inversion,":[81],"moderate-inversion,":[82],"strong-inversion":[83],"linear":[85],"regime.":[86],"Measurement":[87],"results":[88,94],"from":[89,95],"90nm":[90,121],"transistors":[91,123],"simulation":[93],"65nm":[96],"BSIM4.6":[97],"models":[98],"used":[100],"validate":[102],"model.":[105],"Finally,":[106],"on-chip":[108],"purpose":[113],"proposed":[115],"long-time":[117],"stress":[118],"PMOS":[122],"shown.":[125]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}