{"id":"https://openalex.org/W2125515938","doi":"https://doi.org/10.1109/ets.2014.6847813","title":"On the impact of process variability and aging on the reliability of emerging memories (Embedded tutorial)","display_name":"On the impact of process variability and aging on the reliability of emerging memories (Embedded tutorial)","publication_year":2014,"publication_date":"2014-05-01","ids":{"openalex":"https://openalex.org/W2125515938","doi":"https://doi.org/10.1109/ets.2014.6847813","mag":"2125515938"},"language":"en","primary_location":{"id":"doi:10.1109/ets.2014.6847813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2014.6847813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034809609","display_name":"Marco Indaco","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Indaco","raw_affiliation_strings":["Dip. di Automatica e Informatica, Politecnico di Torino, Turin, Italy","Dip. di Autom. e Inf., Politec. di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip. di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dip. di Autom. e Inf., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036258272","display_name":"P. Prinetto","orcid":"https://orcid.org/0000-0003-2400-8245"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Paolo Prinetto","raw_affiliation_strings":["Dip. di Automatica e Informatica, Politecnico di Torino, Turin, Italy","Dip. di Autom. e Inf., Politec. di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip. di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dip. di Autom. e Inf., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071009840","display_name":"Elena Ioana Vatajelu","orcid":"https://orcid.org/0000-0002-4588-1812"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Elena I. Vatajelu","raw_affiliation_strings":["Dip. di Automatica e Informatica, Politecnico di Torino, Turin, Italy","Dip. di Autom. e Inf., Politec. di Torino, Turin, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dip. di Automatica e Informatica, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dip. di Autom. e Inf., Politec. di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"b 76","issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6822022795677185},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.6607393026351929},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6298832893371582},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5878654718399048},{"id":"https://openalex.org/keywords/emerging-technologies","display_name":"Emerging technologies","score":0.531516432762146},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.5101644992828369},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4764266908168793},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4608129858970642},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.44065284729003906},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.4402678608894348},{"id":"https://openalex.org/keywords/flash-memory","display_name":"Flash memory","score":0.43382757902145386},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.43025046586990356},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4199942946434021},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3849794268608093},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38135817646980286},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.26868051290512085},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.26633062958717346},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20807677507400513},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1937885880470276},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08328843116760254}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6822022795677185},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.6607393026351929},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6298832893371582},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5878654718399048},{"id":"https://openalex.org/C207267971","wikidata":"https://www.wikidata.org/wiki/Q120208","display_name":"Emerging technologies","level":2,"score":0.531516432762146},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.5101644992828369},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4764266908168793},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4608129858970642},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.44065284729003906},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.4402678608894348},{"id":"https://openalex.org/C2776531357","wikidata":"https://www.wikidata.org/wiki/Q174077","display_name":"Flash memory","level":2,"score":0.43382757902145386},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.43025046586990356},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4199942946434021},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3849794268608093},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38135817646980286},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.26868051290512085},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.26633062958717346},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20807677507400513},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1937885880470276},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08328843116760254},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/ets.2014.6847813","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2014.6847813","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 19th IEEE European Test Symposium (ETS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":44,"referenced_works":["https://openalex.org/W1584049700","https://openalex.org/W1980459528","https://openalex.org/W1984229086","https://openalex.org/W1994717635","https://openalex.org/W1996418689","https://openalex.org/W2005257222","https://openalex.org/W2010216838","https://openalex.org/W2025516544","https://openalex.org/W2029255059","https://openalex.org/W2029667158","https://openalex.org/W2035066119","https://openalex.org/W2040089377","https://openalex.org/W2043496087","https://openalex.org/W2048973173","https://openalex.org/W2053705758","https://openalex.org/W2057386187","https://openalex.org/W2066255432","https://openalex.org/W2068361971","https://openalex.org/W2087269757","https://openalex.org/W2089101985","https://openalex.org/W2089867010","https://openalex.org/W2090511821","https://openalex.org/W2093055686","https://openalex.org/W2093972132","https://openalex.org/W2098206714","https://openalex.org/W2110321764","https://openalex.org/W2112388836","https://openalex.org/W2113026085","https://openalex.org/W2117043376","https://openalex.org/W2129679884","https://openalex.org/W2135288278","https://openalex.org/W2135629107","https://openalex.org/W2138436606","https://openalex.org/W2157340492","https://openalex.org/W2164475757","https://openalex.org/W2165805241","https://openalex.org/W2543205889","https://openalex.org/W2545245183","https://openalex.org/W2545380179","https://openalex.org/W2545725786","https://openalex.org/W6677260143","https://openalex.org/W6679033853","https://openalex.org/W6683136816","https://openalex.org/W6729031703"],"related_works":["https://openalex.org/W2178010602","https://openalex.org/W2094308961","https://openalex.org/W4386903460","https://openalex.org/W2268596372","https://openalex.org/W1997464441","https://openalex.org/W2533585248","https://openalex.org/W2803692555","https://openalex.org/W2620690195","https://openalex.org/W1572401189","https://openalex.org/W2065778483"],"abstract_inverted_index":{"Due":[0],"to":[1,27,65,88,103,108],"the":[2,10,22,32,54,67,77,121,125,130,151,193,199,203],"rapid":[3],"development":[4],"of":[5,57,70,182,192,202],"smartphones,":[6],"notebooks":[7],"and":[8,42,73,84,90,106,129,144,164,198],"tablets,":[9],"need":[11],"for":[12,157,169],"high":[13,17,55,82,85],"density,":[14],"low":[15,99],"power,":[16],"performance":[18,83],"SoCs":[19],"has":[20],"pushed":[21],"well-established":[23],"embedded":[24],"memory":[25,34,37,115,158,184,194],"technologies":[26,38,62,116],"their":[28,139,145],"limits.":[29],"To":[30],"overcome":[31],"existing":[33],"issues,":[35],"emerging":[36,61,114,183],"are":[39,63,120,136,167],"being":[40,117],"developed":[41],"implemented.":[43],"The":[44,60,113,173],"focus":[45],"is":[46,141,196],"placed":[47],"on":[48,176,187],"non-volatile":[49],"technologies.,":[50,138],"which":[51],"should":[52],"meet":[53],"demands":[56],"tomorrow":[58],"applications.":[59],"expected":[64],"integrate":[66],"best":[68],"features":[69],"SRAMs,":[71],"DRAMs,":[72],"Flash":[74],"memories":[75],"at":[76,170],"same":[78],"time.":[79],"That":[80],"includes":[81],"density":[86],"similar":[87],"SRAMs":[89],"DRAMs":[91],"respectively,":[92],"non-volatility,":[93],"good":[94,97],"endurance":[95],"features,":[96],"integration,":[98],"power":[100],"profile,":[101],"resistance":[102],"radiation":[104],"effects,":[105],"ability":[107],"scale":[109],"below":[110],"20":[111],"nm.":[112],"studied":[118],"today":[119],"magnetic":[122],"type":[123,127],"RAM,":[124],"resistive":[126],"RAM":[128],"Phase-change":[131],"RAM.":[132],"However,":[133],"since":[134],"these":[135],"new":[137],"modeling":[140],"still":[142],"controversial":[143],"shortcomings":[146],"not":[147],"completely":[148],"cha-racterized.":[149],"In":[150],"paper":[152],"we":[153],"present":[154],"a":[155,177,189],"methodology":[156],"reliability":[159],"estimation":[160],"when":[161],"process":[162],"variability":[163],"aging":[165],"phenomena":[166],"accounted":[168],"physical":[171,180],"level.":[172],"method":[174],"relies":[175],"highly":[178],"parameterized":[179],"description":[181],"technologies,":[185],"based":[186],"which,":[188],"complete":[190],"characterization":[191],"technology":[195],"performed,":[197],"resulting":[200],"issues":[201],"fabricated":[204],"cell":[205],"identified.":[206]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}