{"id":"https://openalex.org/W2120738260","doi":"https://doi.org/10.1109/ets.2013.6569350","title":"Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers","display_name":"Automated DfT insertion and test generation for 3D-SICs with embedded cores and multiple towers","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2120738260","doi":"https://doi.org/10.1109/ets.2013.6569350","mag":"2120738260"},"language":"en","primary_location":{"id":"doi:10.1109/ets.2013.6569350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2013.6569350","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083029305","display_name":"Christos Papameletis","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089203","display_name":"Cadence Design Systems (Germany)","ror":"https://ror.org/00d9ep044","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210089203","https://openalex.org/I66217453"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christos Papameletis","raw_affiliation_strings":["Cadence Design Systems, Feldkirchen, Germany","Cadence Design Systems, Feldkirchen, Germany;"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Feldkirchen, Germany","institution_ids":["https://openalex.org/I4210089203"]},{"raw_affiliation_string":"Cadence Design Systems, Feldkirchen, Germany;","institution_ids":["https://openalex.org/I4210089203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006214290","display_name":"Brion Keller","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brion Keller","raw_affiliation_strings":["Cadence Design Systems, Endicott, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Endicott, NY, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061006452","display_name":"Vivek Chickermane","orcid":"https://orcid.org/0000-0003-1232-470X"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vivek Chickermane","raw_affiliation_strings":["Cadence Design Systems, Endicott, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Endicott, NY, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044629739","display_name":"Erik Jan Marinissen","orcid":"https://orcid.org/0000-0002-5058-8303"},"institutions":[{"id":"https://openalex.org/I4210114974","display_name":"IMEC","ror":"https://ror.org/02kcbn207","country_code":"BE","type":"nonprofit","lineage":["https://openalex.org/I4210114974"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Erik Jan Marinissen","raw_affiliation_strings":["IMEC, Leuven, Belgium","IMEC, Leuven, Belgium,"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMEC, Leuven, Belgium","institution_ids":["https://openalex.org/I4210114974"]},{"raw_affiliation_string":"IMEC, Leuven, Belgium,","institution_ids":["https://openalex.org/I4210114974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005739146","display_name":"Said Hamdioui","orcid":"https://orcid.org/0000-0002-8961-0387"},"institutions":[{"id":"https://openalex.org/I98358874","display_name":"Delft University of Technology","ror":"https://ror.org/02e2c7k09","country_code":"NL","type":"education","lineage":["https://openalex.org/I98358874"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Said Hamdioui","raw_affiliation_strings":["Technical University of Delft, Delft, Netherlands","Tech. Univ. Delft, Delft, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technical University of Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]},{"raw_affiliation_string":"Tech. Univ. Delft, Delft, Netherlands","institution_ids":["https://openalex.org/I98358874"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6139,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.83400322,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7655386924743652},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.6606048345565796},{"id":"https://openalex.org/keywords/tower","display_name":"Tower","score":0.649704098701477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6036760807037354},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5114054083824158},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5088348984718323},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.492780476808548},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.4356686770915985},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4283933639526367},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3651411533355713},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.33131641149520874},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.11756014823913574},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10399085283279419},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10034292936325073},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.09954982995986938},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.09677320718765259}],"concepts":[{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7655386924743652},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.6606048345565796},{"id":"https://openalex.org/C2777831296","wikidata":"https://www.wikidata.org/wiki/Q12518","display_name":"Tower","level":2,"score":0.649704098701477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6036760807037354},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5114054083824158},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5088348984718323},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.492780476808548},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.4356686770915985},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4283933639526367},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3651411533355713},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33131641149520874},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.11756014823913574},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10399085283279419},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10034292936325073},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.09954982995986938},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.09677320718765259},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ets.2013.6569350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2013.6569350","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 18TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.1009.1921","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.1009.1921","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ce-publications.et.tudelft.nl/publications/1419_automated_dft_insertion_and_test_generation_for_3dsics_wit.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6499999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1994257370","https://openalex.org/W2002645608","https://openalex.org/W2017255835","https://openalex.org/W2046694142","https://openalex.org/W2052347136","https://openalex.org/W2056969337","https://openalex.org/W2070914725","https://openalex.org/W2074971170","https://openalex.org/W2090396476","https://openalex.org/W2102270287","https://openalex.org/W2115697688","https://openalex.org/W2116426145","https://openalex.org/W2137590729","https://openalex.org/W2149593163","https://openalex.org/W2152406824","https://openalex.org/W2160114354","https://openalex.org/W2161277442","https://openalex.org/W2163755032","https://openalex.org/W6664898137","https://openalex.org/W6677637676"],"related_works":["https://openalex.org/W4214759293","https://openalex.org/W2378076731","https://openalex.org/W4286888643","https://openalex.org/W3210795196","https://openalex.org/W2377743247","https://openalex.org/W2088988140","https://openalex.org/W2803103875","https://openalex.org/W2103019253","https://openalex.org/W2489638043","https://openalex.org/W1975524011"],"abstract_inverted_index":{"Three-dimensional":[0],"stacked":[1],"integrated":[2],"circuits":[3],"(3D-SICs)":[4],"implemented":[5],"with":[6,104,119],"through-silicon":[7],"vias":[8],"(TSVs)":[9],"and":[10,18,29,43,111,114],"micro-bumps":[11],"open":[12],"new":[13],"horizons":[14],"for":[15,36,54,85,106],"faster,":[16],"smaller,":[17],"more":[19],"energy-efficient":[20],"chips.":[21],"As":[22],"all":[23],"micro-electronic":[24],"structures,":[25],"these":[26],"3D":[27],"chips":[28],"their":[30],"interconnects":[31],"need":[32],"to":[33,93],"be":[34],"tested":[35],"manufacturing":[37],"defects.":[38],"Previously,":[39],"we":[40],"defined,":[41],"implemented,":[42],"automated":[44,118],"a":[45,61,69],"3D-DfT":[46,100],"(Design-for-Test)":[47],"architecture":[48,101],"that":[49,77],"provides":[50],"modular":[51,86],"test":[52],"access":[53],"3D-SICs":[55,90],"containing":[56],"monolithic":[57],"logic":[58,66],"dies":[59,67],"in":[60],"single-tower":[62],"stack.":[63],"However,":[64],"the":[65],"comprising":[68],"3D-SIC":[70],"typically":[71],"are":[72],"complex":[73],"System-on-Chip":[74],"(SoC)":[75],"designs":[76],"include":[78],"embedded":[79,108],"intellectual":[80],"property":[81],"(IP)":[82],"cores,":[83],"wrapped":[84,107],"test.":[87],"Also,":[88],"multi-tower":[89,112],"have":[91],"started":[92],"emerge.":[94],"In":[95],"this":[96],"paper,":[97],"our":[98],"existing":[99],"is":[102,117],"extended":[103],"support":[105],"IP":[109],"cores":[110],"stacks":[113],"its":[115],"implementation":[116],"industrial":[120],"electronic":[121],"design":[122],"automation":[123],"(EDA)":[124],"tools.":[125]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":5}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}