{"id":"https://openalex.org/W2066121188","doi":"https://doi.org/10.1109/ets.2012.6233004","title":"On-line software-based self-test of the Address Calculation Unit in RISC processors","display_name":"On-line software-based self-test of the Address Calculation Unit in RISC processors","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2066121188","doi":"https://doi.org/10.1109/ets.2012.6233004","mag":"2066121188"},"language":"en","primary_location":{"id":"doi:10.1109/ets.2012.6233004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2012.6233004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049430681","display_name":"Paolo Bernardi","orcid":"https://orcid.org/0000-0002-0985-9327"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"P. Bernardi","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067849496","display_name":"L. Ciganda","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Ciganda","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101437140","display_name":"Maur\u00edcio Carvalho","orcid":"https://orcid.org/0000-0002-4877-4609"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. de Carvalho","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035251234","display_name":"Michelangelo Grosso","orcid":"https://orcid.org/0000-0002-9726-0356"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Grosso","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084917475","display_name":"Jorge Lagos","orcid":"https://orcid.org/0000-0001-5682-8737"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"J. Lagos-Benites","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009336869","display_name":"Ernesto S\u00e1nchez","orcid":"https://orcid.org/0000-0002-7042-295X"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Sanchez","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Sonza Reorda","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino,Italy#TAB#","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061425836","display_name":"O. Ballan","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["CH","IT"],"is_corresponding":false,"raw_author_name":"O. Ballan","raw_affiliation_strings":["STMicroelectronics, Milano, Italy","STMicroelectronics, Agrate Brianza, Milano, ITALY#TAB#"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Milano, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"STMicroelectronics, Agrate Brianza, Milano, ITALY#TAB#","institution_ids":["https://openalex.org/I131827901"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5049430681"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":3.2132,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.91729187,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7889482975006104},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.755723774433136},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.6054530143737793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6044695973396301},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5995165109634399},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5245198011398315},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.43455642461776733},{"id":"https://openalex.org/keywords/32-bit","display_name":"32-bit","score":0.42565232515335083},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.4247211813926697},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3446183204650879},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3255917727947235},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3039083182811737},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18000289797782898}],"concepts":[{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7889482975006104},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.755723774433136},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.6054530143737793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6044695973396301},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5995165109634399},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5245198011398315},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.43455642461776733},{"id":"https://openalex.org/C75695347","wikidata":"https://www.wikidata.org/wiki/Q225147","display_name":"32-bit","level":2,"score":0.42565232515335083},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.4247211813926697},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3446183204650879},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3255917727947235},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3039083182811737},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18000289797782898},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/ets.2012.6233004","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ets.2012.6233004","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 17TH IEEE EUROPEAN TEST SYMPOSIUM (ETS)","raw_type":"proceedings-article"},{"id":"pmh:oai:porto.polito.it:2497505","is_oa":false,"landing_page_url":"http://porto.polito.it/2497505/","pdf_url":null,"source":{"id":"https://openalex.org/S4306402038","display_name":"PORTO Publications Open Repository TOrino (Politecnico di Torino)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177477856","host_organization_name":"Politecnico di Torino","host_organization_lineage":["https://openalex.org/I177477856"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W200831594","https://openalex.org/W1529461101","https://openalex.org/W1968989269","https://openalex.org/W2096229678","https://openalex.org/W2103363686","https://openalex.org/W2103534830","https://openalex.org/W2121211420","https://openalex.org/W2137743612","https://openalex.org/W2162696040","https://openalex.org/W2168140292","https://openalex.org/W4232404949"],"related_works":["https://openalex.org/W2204566833","https://openalex.org/W4364295250","https://openalex.org/W1995515112","https://openalex.org/W2128502296","https://openalex.org/W2088017777","https://openalex.org/W2101069312","https://openalex.org/W4389418089","https://openalex.org/W3167587462","https://openalex.org/W3033918533","https://openalex.org/W2806352516"],"abstract_inverted_index":{"Software-based":[0],"Self-Test":[1],"(SBST)":[2],"can":[3],"be":[4],"used":[5],"during":[6],"the":[7,16,29,35,44,52,64,69,96,99,102],"mission":[8,36],"phase":[9],"of":[10,31,46,56,63,98],"microprocessor-based":[11],"systems":[12],"to":[13,24,28,49],"periodically":[14],"assess":[15],"hardware":[17],"integrity.":[18],"However,":[19],"several":[20],"constraints":[21],"are":[22],"imposed":[23],"this":[25],"approach,":[26],"due":[27],"coexistence":[30],"test":[32,50],"programs":[33,48],"with":[34],"application.":[37],"This":[38],"paper":[39],"proposes":[40],"a":[41,82],"method":[42],"for":[43],"generation":[45],"SBST":[47],"on-line":[51],"Address":[53],"Calculation":[54],"Unit":[55],"embedded":[57],"RISC":[58],"processors,":[59],"which":[60],"is":[61],"one":[62],"most":[65],"heavily":[66],"impacted":[67],"by":[68],"online":[70],"constraints.":[71],"The":[72],"proposed":[73],"strategy":[74],"achieves":[75],"high":[76],"stuck-at":[77],"fault":[78],"coverage":[79],"on":[80],"both":[81],"MIPS-like":[83],"processor":[84],"and":[85,101],"an":[86],"industrial":[87],"32-bit":[88],"pipelined":[89],"processor;":[90],"these":[91],"two":[92],"case":[93],"studies":[94],"show":[95],"effectiveness":[97],"technique":[100],"low":[103],"effort.":[104]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}