{"id":"https://openalex.org/W2980354607","doi":"https://doi.org/10.1109/etfa.2019.8869168","title":"Combining watchdog processor with instruction cache locking for a fault-tolerant, predictable architecture applied to fixed-priority, preemptive, multitasking real-time systems","display_name":"Combining watchdog processor with instruction cache locking for a fault-tolerant, predictable architecture applied to fixed-priority, preemptive, multitasking real-time systems","publication_year":2019,"publication_date":"2019-09-01","ids":{"openalex":"https://openalex.org/W2980354607","doi":"https://doi.org/10.1109/etfa.2019.8869168","mag":"2980354607"},"language":"en","primary_location":{"id":"doi:10.1109/etfa.2019.8869168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etfa.2019.8869168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 24th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10251/181294","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053373732","display_name":"Antonio Mart\u00ed Campoy","orcid":"https://orcid.org/0000-0002-6009-8703"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Antonio Marti-Campoy","raw_affiliation_strings":["Institute of Information and Communication Technologies (ITACA), Universitat Polit\u00e8cnica de Val\u00e8ncia, Val\u00e8ncia, Spain"],"affiliations":[{"raw_affiliation_string":"Institute of Information and Communication Technologies (ITACA), Universitat Polit\u00e8cnica de Val\u00e8ncia, Val\u00e8ncia, Spain","institution_ids":["https://openalex.org/I60053951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101809212","display_name":"Francisco Rodr\u00edguez\u2010Ballester","orcid":"https://orcid.org/0000-0002-4087-5077"},"institutions":[{"id":"https://openalex.org/I60053951","display_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","ror":"https://ror.org/01460j859","country_code":"ES","type":"education","lineage":["https://openalex.org/I60053951"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francisco Rodriguez-Ballester","raw_affiliation_strings":["Institute of Information and Communication Technologies (ITACA), Universitat Polit\u00e8cnica de Val\u00e8ncia, Val\u00e8ncia, Spain"],"affiliations":[{"raw_affiliation_string":"Institute of Information and Communication Technologies (ITACA), Universitat Polit\u00e8cnica de Val\u00e8ncia, Val\u00e8ncia, Spain","institution_ids":["https://openalex.org/I60053951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5053373732"],"corresponding_institution_ids":["https://openalex.org/I60053951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13054564,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"12","issue":null,"first_page":"259","last_page":"265"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8261525630950928},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6541483402252197},{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.646874189376831},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6297868490219116},{"id":"https://openalex.org/keywords/control-flow","display_name":"Control flow","score":0.5386898517608643},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5367298126220703},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.459891140460968},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.35757696628570557},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3326876163482666}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8261525630950928},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6541483402252197},{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.646874189376831},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6297868490219116},{"id":"https://openalex.org/C160191386","wikidata":"https://www.wikidata.org/wiki/Q868299","display_name":"Control flow","level":2,"score":0.5386898517608643},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5367298126220703},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.459891140460968},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.35757696628570557},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3326876163482666},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/etfa.2019.8869168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etfa.2019.8869168","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 24th IEEE International Conference on Emerging Technologies and Factory Automation (ETFA)","raw_type":"proceedings-article"},{"id":"pmh:oai:riunet.upv.es:10251/181294","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/181294","pdf_url":null,"source":{"id":"https://openalex.org/S4306401500","display_name":"RiuNet (Politechnical University of Valencia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:riunet.upv.es:10251/181294","is_oa":true,"landing_page_url":"http://hdl.handle.net/10251/181294","pdf_url":null,"source":{"id":"https://openalex.org/S4306401500","display_name":"RiuNet (Politechnical University of Valencia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I60053951","host_organization_name":"Universitat Polit\u00e8cnica de Val\u00e8ncia","host_organization_lineage":["https://openalex.org/I60053951"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3462278958","display_name":null,"funder_award_id":"DPI2016-80303-C2-1-P","funder_id":"https://openalex.org/F4320335598","funder_display_name":"Agencia Estatal de Investigaci\u00f3n"},{"id":"https://openalex.org/G4816244515","display_name":null,"funder_award_id":"FEDER","funder_id":"https://openalex.org/F4320335598","funder_display_name":"Agencia Estatal de Investigaci\u00f3n"}],"funders":[{"id":"https://openalex.org/F4320324278","display_name":"Comisi\u00f3n Interministerial de Ciencia y Tecnolog\u00eda","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320335598","display_name":"Agencia Estatal de Investigaci\u00f3n","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W82035384","https://openalex.org/W1157985723","https://openalex.org/W1543978957","https://openalex.org/W1555915743","https://openalex.org/W1567646530","https://openalex.org/W1981514768","https://openalex.org/W2011874983","https://openalex.org/W2036924542","https://openalex.org/W2041916535","https://openalex.org/W2063389777","https://openalex.org/W2076285066","https://openalex.org/W2081910355","https://openalex.org/W2092264420","https://openalex.org/W2113535112","https://openalex.org/W2141670680","https://openalex.org/W2144398597","https://openalex.org/W2171548950","https://openalex.org/W2269813923","https://openalex.org/W2496007067","https://openalex.org/W2725179571","https://openalex.org/W4285719527","https://openalex.org/W6627390792"],"related_works":["https://openalex.org/W4252527915","https://openalex.org/W2409287660","https://openalex.org/W2233357156","https://openalex.org/W1976489385","https://openalex.org/W4256317220","https://openalex.org/W1506225852","https://openalex.org/W2141414364","https://openalex.org/W2376514150","https://openalex.org/W2391543021","https://openalex.org/W2478234182"],"abstract_inverted_index":{"Control":[0],"flow":[1,42],"monitoring":[2],"using":[3],"a":[4,8,16],"watchdog":[5,26,75,119],"processor":[6,27,30,76,114],"is":[7,67,88,115],"well-known":[9],"technique":[10],"to":[11,39,98,104],"increase":[12],"the":[13,25,29,36,48,72,81,95,100,108,112,118,132,139,156],"dependability":[14],"of":[15,71],"microprocessor":[17],"system.":[18],"Most":[19],"approaches":[20],"embed":[21],"reference":[22],"signatures":[23,34,77],"for":[24],"into":[28,90,117],"instruction":[31],"stream.":[32],"These":[33],"contain":[35],"information":[37,87],"required":[38,96],"detect":[40],"control":[41],"errors":[43],"during":[44],"program":[45,82],"execution":[46],"by":[47,111,131],"main":[49,113],"processor.":[50,120],"This":[51,65],"paper":[52],"proposes":[53],"an":[54],"architecture":[55],"that":[56,74,149],"offers":[57],"both":[58,124],"fault-tolerance":[59],"and":[60,126],"dynamic":[61],"cache":[62,85,101],"locking":[63,86],"combined.":[64],"combination":[66],"achieved":[68],"taking":[69],"advantage":[70],"fact":[73],"are":[78,129],"inserted":[79],"along":[80],"code.":[83],"Then":[84],"incorporated":[89],"these":[91],"signatures.":[92],"And":[93],"also":[94],"circuitry":[97],"inform":[99],"controller":[102],"whether":[103],"lock":[105],"or":[106,142],"not":[107],"instructions":[109],"fetched":[110],"added":[116],"With":[121],"this":[122,153],"approach":[123,154],"fault-tolerant":[125],"real-time":[127],"features":[128],"supported":[130],"same":[133,157],"hardware,":[134],"therefore":[135],"saving":[136],"room":[137],"on":[138],"silicon":[140],"die":[141],"FPGA":[143],"size.":[144],"Results":[145],"from":[146],"experiments":[147],"show":[148],"in":[150],"most":[151],"cases":[152],"reaches":[155],"performance":[158],"than":[159],"previous,":[160],"hardware-costly":[161],"proposals.":[162]},"counts_by_year":[],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}