{"id":"https://openalex.org/W1907730390","doi":"https://doi.org/10.1109/etfa.2015.7301585","title":"An FPGA based FIFO with efficient memory management","display_name":"An FPGA based FIFO with efficient memory management","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W1907730390","doi":"https://doi.org/10.1109/etfa.2015.7301585","mag":"1907730390"},"language":"en","primary_location":{"id":"doi:10.1109/etfa.2015.7301585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etfa.2015.7301585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017548759","display_name":"Stefan Windmann","orcid":"https://orcid.org/0000-0002-4030-0839"},"institutions":[{"id":"https://openalex.org/I4210111500","display_name":"Fraunhofer Institute of Optronics, System Technologies and Image Exploitation","ror":"https://ror.org/01zx97922","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210111500","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Stefan Windmann","raw_affiliation_strings":["Fraunhofer IOSB-INA, Langenbruch 6, 32657 Lemgo, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer IOSB-INA, Langenbruch 6, 32657 Lemgo, Germany","institution_ids":["https://openalex.org/I4210111500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025905769","display_name":"J\u00fcrgen Jasperneite","orcid":"https://orcid.org/0000-0001-7962-2491"},"institutions":[{"id":"https://openalex.org/I4210111500","display_name":"Fraunhofer Institute of Optronics, System Technologies and Image Exploitation","ror":"https://ror.org/01zx97922","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210111500","https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jurgen Jasperneite","raw_affiliation_strings":["Fraunhofer IOSB-INA, Langenbruch 6, 32657 Lemgo, Germany"],"affiliations":[{"raw_affiliation_string":"Fraunhofer IOSB-INA, Langenbruch 6, 32657 Lemgo, Germany","institution_ids":["https://openalex.org/I4210111500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5017548759"],"corresponding_institution_ids":["https://openalex.org/I4210111500"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.06226061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12216","display_name":"Network Time Synchronization Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8682858943939209},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.8443793058395386},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.7330495119094849},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5956165790557861},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5624147653579712},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.5389858484268188},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.5067926049232483},{"id":"https://openalex.org/keywords/buffer-overflow","display_name":"Buffer overflow","score":0.5041671991348267},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.43389034271240234},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.42015135288238525},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38869327306747437},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38141193985939026},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3789125680923462},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26247674226760864},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.0673016607761383}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8682858943939209},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.8443793058395386},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.7330495119094849},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5956165790557861},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5624147653579712},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.5389858484268188},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5067926049232483},{"id":"https://openalex.org/C40842320","wikidata":"https://www.wikidata.org/wiki/Q19423","display_name":"Buffer overflow","level":2,"score":0.5041671991348267},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.43389034271240234},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.42015135288238525},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38869327306747437},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38141193985939026},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3789125680923462},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26247674226760864},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0673016607761383},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/etfa.2015.7301585","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etfa.2015.7301585","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA)","raw_type":"proceedings-article"},{"id":"pmh:oai:publica.fraunhofer.de:publica/390154","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/390154","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2009544178","https://openalex.org/W2025064965","https://openalex.org/W2044978933","https://openalex.org/W2051640123","https://openalex.org/W2123203698","https://openalex.org/W2166772398"],"related_works":["https://openalex.org/W2479612266","https://openalex.org/W2180474751","https://openalex.org/W2047431599","https://openalex.org/W1964132576","https://openalex.org/W1973040075","https://openalex.org/W2379601516","https://openalex.org/W2149911953","https://openalex.org/W4391614707","https://openalex.org/W2947376474","https://openalex.org/W2090181646"],"abstract_inverted_index":{"In":[0],"this":[1,57],"paper,":[2],"an":[3,68,151],"FPGA":[4],"based":[5,93],"FIFO":[6,29,70,79,127],"with":[7,31,153],"efficient":[8,81],"memory":[9],"management":[10],"is":[11,42,71,92,165],"proposed,":[12],"which":[13],"allows":[14],"fast":[15],"forwarding":[16],"of":[17,26,36,40,47,102,121],"real-time":[18],"Ethernet":[19,37],"frames.":[20,38],"There":[21],"are":[22,54,62,124],"two":[23],"main":[24],"drawbacks":[25],"the":[27,34,51,111,118,122],"existing":[28],"implementations":[30],"respect":[32],"to":[33,113,150,170],"buffering":[35],"Currentness":[39],"data":[41,101,119],"not":[43],"guaranteed":[44],"in":[45,56,115],"case":[46],"buffer":[48,98],"overflow":[49],"because":[50,67],"new":[52],"frames":[53,104,112],"dropped":[55],"case.":[58],"Furthermore,":[59],"exhaustive":[60],"resources":[61],"required":[63,72],"for":[64,73,83,99,143],"traffic":[65,88,158],"priorization":[66,159],"individual":[69,103],"each":[74],"priority":[75],"level.":[76],"The":[77,90,126,138],"proposed":[78],"incorporates":[80,157],"strategies":[82],"both":[84],"frame":[85,123,161],"dropping":[86],"and":[87,105,146,160],"priorization.":[89],"approach":[91],"on":[94,131],"a":[95,106,132],"small":[96],"ring":[97,147],"meta":[100],"page":[107,144],"table":[108,145],"that":[109,156],"maps":[110],"pages":[114],"RAM":[116,163],"where":[117],"bits":[120],"stored.":[125],"has":[128],"been":[129],"implemented":[130],"low-cost":[133],"Xilinx":[134],"Spartan":[135],"6":[136],"FPGA.":[137],"solution":[139],"requires":[140],"little":[141],"overhead":[142],"buffer.":[148],"Compared":[149],"implementation":[152],"standard":[154],"FIFOs":[155],"dropping,":[162],"size":[164],"decreased":[166],"from":[167],"44":[168],"kbytes":[169],"2.7":[171],"kbytes.":[172]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}