{"id":"https://openalex.org/W1956134254","doi":"https://doi.org/10.1109/etfa.2015.7301418","title":"Co-simulation framework for networked multi-core chips with interleaving discrete event simulation tools","display_name":"Co-simulation framework for networked multi-core chips with interleaving discrete event simulation tools","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W1956134254","doi":"https://doi.org/10.1109/etfa.2015.7301418","mag":"1956134254"},"language":"en","primary_location":{"id":"doi:10.1109/etfa.2015.7301418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etfa.2015.7301418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032831786","display_name":"Zaher Owda","orcid":null},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Zaher Owda","raw_affiliation_strings":["University of Siegen, Germany","University of Siegen,Germany"],"affiliations":[{"raw_affiliation_string":"University of Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]},{"raw_affiliation_string":"University of Siegen,Germany","institution_ids":["https://openalex.org/I206895457"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110715627","display_name":"Mohammed Abuteir","orcid":null},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mohammed Abuteir","raw_affiliation_strings":["University of Siegen, Germany","University of Siegen,Germany"],"affiliations":[{"raw_affiliation_string":"University of Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]},{"raw_affiliation_string":"University of Siegen,Germany","institution_ids":["https://openalex.org/I206895457"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007015294","display_name":"Roman Obermaisser","orcid":"https://orcid.org/0009-0002-4483-1503"},"institutions":[{"id":"https://openalex.org/I206895457","display_name":"University of Siegen","ror":"https://ror.org/02azyry73","country_code":"DE","type":"education","lineage":["https://openalex.org/I206895457"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Roman Obermaisser","raw_affiliation_strings":["University of Siegen, Germany","University of Siegen,Germany"],"affiliations":[{"raw_affiliation_string":"University of Siegen, Germany","institution_ids":["https://openalex.org/I206895457"]},{"raw_affiliation_string":"University of Siegen,Germany","institution_ids":["https://openalex.org/I206895457"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032831786"],"corresponding_institution_ids":["https://openalex.org/I206895457"],"apc_list":null,"apc_paid":null,"fwci":1.3313,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.82882789,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"33","issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7989798188209534},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6761326789855957},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.6048667430877686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5879200100898743},{"id":"https://openalex.org/keywords/discrete-event-simulation","display_name":"Discrete event simulation","score":0.5493797659873962},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5384320020675659},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5313475728034973},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5219223499298096},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4756838083267212},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.4522474706172943},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.45097726583480835},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.4316321611404419},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42385923862457275},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.41063395142555237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.21143653988838196},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1657995581626892},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14855855703353882},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.12960806488990784},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08615225553512573}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7989798188209534},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6761326789855957},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.6048667430877686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5879200100898743},{"id":"https://openalex.org/C147203929","wikidata":"https://www.wikidata.org/wiki/Q574814","display_name":"Discrete event simulation","level":2,"score":0.5493797659873962},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5384320020675659},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5313475728034973},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5219223499298096},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4756838083267212},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.4522474706172943},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.45097726583480835},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.4316321611404419},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42385923862457275},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.41063395142555237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.21143653988838196},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1657995581626892},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14855855703353882},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.12960806488990784},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08615225553512573},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/etfa.2015.7301418","is_oa":false,"landing_page_url":"https://doi.org/10.1109/etfa.2015.7301418","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 20th Conference on Emerging Technologies & Factory Automation (ETFA)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","score":0.4000000059604645,"id":"https://metadata.un.org/sdg/8"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320330412","display_name":"Scheme for Promotion of Academic and Research Collaboration","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1494669172","https://openalex.org/W1976898809","https://openalex.org/W1990719621","https://openalex.org/W2007599390","https://openalex.org/W2015952935","https://openalex.org/W2036514477","https://openalex.org/W2044206819","https://openalex.org/W2050856428","https://openalex.org/W2071348079","https://openalex.org/W2079083486","https://openalex.org/W2089564137","https://openalex.org/W2096615736","https://openalex.org/W2106562406","https://openalex.org/W2122584389","https://openalex.org/W2127364658","https://openalex.org/W2146528429","https://openalex.org/W2147657366","https://openalex.org/W2157225945","https://openalex.org/W2157262111","https://openalex.org/W2163596137","https://openalex.org/W2164264749","https://openalex.org/W2166046253","https://openalex.org/W2168484603","https://openalex.org/W2537393099","https://openalex.org/W4238407549","https://openalex.org/W4241487645","https://openalex.org/W6675771560"],"related_works":["https://openalex.org/W2085688425","https://openalex.org/W2403858639","https://openalex.org/W1966325333","https://openalex.org/W3198758847","https://openalex.org/W4230458348","https://openalex.org/W2144357574","https://openalex.org/W4297990507","https://openalex.org/W3117657225","https://openalex.org/W2560375935","https://openalex.org/W2039453232"],"abstract_inverted_index":{"The":[0],"simulation":[1],"of":[2,35,56,119],"networked":[3,129],"multi-core":[4,16,65,130],"chips":[5,66],"is":[6,85],"a":[7,51,57,113],"significant":[8],"research":[9],"problem":[10],"in":[11,18],"large":[12],"embedded":[13,19],"applications.":[14],"Although":[15],"processors":[17,37],"systems":[20,32],"offer":[21],"increased":[22],"computational":[23],"resources":[24],"and":[25,42,77,102,106,125],"performance,":[26],"many":[27],"applications":[28,124],"still":[29],"require":[30],"distributed":[31,58],"with":[33,64],"multiple":[34],"these":[36,81],"to":[38,122],"satisfy":[39],"resource":[40],"requirements":[41],"provide":[43],"fault-tolerance":[44],"at":[45],"system":[46,59],"level.":[47],"This":[48],"paper":[49],"introduces":[50],"framework":[52,121],"for":[53,74,91,98,104,112],"the":[54,75,88,92,95,99,117,120],"co-simulation":[55],"(i.e.,":[60],"off-chip":[61],"networks,":[62],"end-systems)":[63],"based":[67],"on":[68,128],"networks-on-a-chip.":[69],"Simulation":[70],"components":[71,103],"are":[72],"presented":[73],"synchronization":[76,107],"data":[78],"exchange":[79],"between":[80],"simulators.":[82],"A":[83],"realization":[84],"performed":[86],"using":[87],"simulator":[89,96],"GEM5":[90],"chip":[93],"level,":[94],"OPNET":[97],"cluster":[100],"level":[101],"communication":[105],"via":[108],"TCP/IP.":[109],"An":[110],"evaluation":[111],"use":[114],"case":[115],"demonstrates":[116],"utility":[118],"analyse":[123],"their":[126],"timing":[127],"chips.":[131]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}