{"id":"https://openalex.org/W2114726930","doi":"https://doi.org/10.1109/estmed.2008.4697001","title":"An architecture for dynamically reconfigurable real time audio processing systems","display_name":"An architecture for dynamically reconfigurable real time audio processing systems","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2114726930","doi":"https://doi.org/10.1109/estmed.2008.4697001","mag":"2114726930"},"language":"en","primary_location":{"id":"doi:10.1109/estmed.2008.4697001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/estmed.2008.4697001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082281016","display_name":"Francesco Bruschi","orcid":"https://orcid.org/0000-0001-5669-2788"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Francesco Bruschi","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062883620","display_name":"Vincenzo Rana","orcid":"https://orcid.org/0000-0001-6851-1737"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Vincenzo Rana","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014181688","display_name":"Donatella Sciuto","orcid":"https://orcid.org/0000-0001-9030-6940"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Donatella Sciuto","raw_affiliation_strings":["Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","Dipt. di Elettron. e Inf., Politec. di Milano, Milan"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica e Informazione, Politecnico di Milano, Italy","institution_ids":["https://openalex.org/I93860229"]},{"raw_affiliation_string":"Dipt. di Elettron. e Inf., Politec. di Milano, Milan","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5082281016"],"corresponding_institution_ids":["https://openalex.org/I93860229"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.09894048,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"81","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.9127987027168274},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8031023144721985},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7806980609893799},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6648266315460205},{"id":"https://openalex.org/keywords/digital-audio","display_name":"Digital audio","score":0.5094698071479797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5087500214576721},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5009355545043945},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.47152814269065857},{"id":"https://openalex.org/keywords/audio-signal-processing","display_name":"Audio signal processing","score":0.4436623454093933},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41601377725601196},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.31766849756240845},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.2953639030456543},{"id":"https://openalex.org/keywords/audio-signal","display_name":"Audio signal","score":0.24634546041488647},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10186383128166199}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.9127987027168274},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8031023144721985},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7806980609893799},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6648266315460205},{"id":"https://openalex.org/C87687168","wikidata":"https://www.wikidata.org/wiki/Q173114","display_name":"Digital audio","level":4,"score":0.5094698071479797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5087500214576721},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5009355545043945},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.47152814269065857},{"id":"https://openalex.org/C127220857","wikidata":"https://www.wikidata.org/wiki/Q2719318","display_name":"Audio signal processing","level":4,"score":0.4436623454093933},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41601377725601196},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.31766849756240845},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.2953639030456543},{"id":"https://openalex.org/C64922751","wikidata":"https://www.wikidata.org/wiki/Q4650799","display_name":"Audio signal","level":3,"score":0.24634546041488647},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10186383128166199},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/estmed.2008.4697001","is_oa":false,"landing_page_url":"https://doi.org/10.1109/estmed.2008.4697001","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia","raw_type":"proceedings-article"},{"id":"pmh:oai:re.public.polimi.it:11311/548999","is_oa":false,"landing_page_url":"http://hdl.handle.net/11311/548999","pdf_url":null,"source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Sustainable cities and communities","id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1997379582","https://openalex.org/W2099086678","https://openalex.org/W2155071901","https://openalex.org/W4248152213"],"related_works":["https://openalex.org/W2159103767","https://openalex.org/W1508867949","https://openalex.org/W3166559827","https://openalex.org/W4312455642","https://openalex.org/W2056115800","https://openalex.org/W1840554528","https://openalex.org/W2109107615","https://openalex.org/W3103981520","https://openalex.org/W2142497937","https://openalex.org/W1967938402"],"abstract_inverted_index":{"In":[0],"this":[1],"paper":[2],"we":[3],"present":[4,114],"an":[5,115],"FPGA-based":[6],"reconfigurable":[7],"architecture":[8,35,72,104],"for":[9,75,79,88,92],"real":[10,76],"time":[11,77],"elaboration":[12],"of":[13,23,84,101,121],"audio":[14],"streams.":[15],"The":[16],"architecure":[17],"allows":[18],"to":[19,56,65],"dynamically":[20],"define":[21],"chains":[22],"cascading":[24],"filters":[25,122],"through":[26],"which":[27],"sound":[28,60],"streams":[29],"can":[30,42],"be":[31,43],"elaborated.":[32],"Since":[33],"the":[34,71,82,99,102,129],"requires":[36],"only":[37],"one-dimensional":[38],"device":[39],"reconfigurability,":[40],"it":[41],"implemented":[44],"even":[45],"on":[46,105,118],"low":[47],"cost":[48],"devices,":[49],"such":[50],"as":[51],"Xilinx":[52,107],"Spartan3.":[53],"Moreover,":[54],"prior":[55],"reconfiguring":[57],"a":[58,106,119],"filter,":[59],"is":[61],"rerouted":[62],"in":[63,81,126,128],"order":[64],"avoid":[66],"stream":[67],"interruptions.":[68],"This":[69],"makes":[70],"particularly":[73],"suited":[74],"elaboration,":[78],"instance":[80],"field":[83],"live":[85],"music":[86],"performances,":[87],"adaptive":[89],"filtering":[90],"or":[91],"professional":[93],"digital":[94],"recording":[95],"systems.":[96],"We":[97],"show":[98],"implementation":[100],"proposed":[103],"Virtex4":[108],"[1],":[109],"[2]":[110],"based":[111,117],"board,":[112],"and":[113],"example":[116],"set":[120],"that":[123],"are":[124],"loaded":[125],"series":[127],"chain.":[130]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}