{"id":"https://openalex.org/W2058298711","doi":"https://doi.org/10.1109/estmed.2008.4697000","title":"The OReK real-time micro kernel for FPGA-based systems-on-chip","display_name":"The OReK real-time micro kernel for FPGA-based systems-on-chip","publication_year":2008,"publication_date":"2008-10-01","ids":{"openalex":"https://openalex.org/W2058298711","doi":"https://doi.org/10.1109/estmed.2008.4697000","mag":"2058298711"},"language":"en","primary_location":{"id":"doi:10.1109/estmed.2008.4697000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/estmed.2008.4697000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103870736","display_name":"Nelson Silva","orcid":null},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Nelson Silva","raw_affiliation_strings":["DETI-IEETA, Universidade de Aveiro, Aveiro, Portugal","DETI-IEETA, Univ. de Aveiro, Aveiro"],"affiliations":[{"raw_affiliation_string":"DETI-IEETA, Universidade de Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"DETI-IEETA, Univ. de Aveiro, Aveiro","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087676170","display_name":"Arnaldo S. R. Oliveira","orcid":"https://orcid.org/0000-0002-8759-3456"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Arnaldo Oliveira","raw_affiliation_strings":["DETI-IEETA, Universidade de Aveiro, Aveiro, Portugal","DETI-IEETA, Univ. de Aveiro, Aveiro"],"affiliations":[{"raw_affiliation_string":"DETI-IEETA, Universidade de Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"DETI-IEETA, Univ. de Aveiro, Aveiro","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111489778","display_name":"Rui Santos","orcid":"https://orcid.org/0009-0002-8603-422X"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Rui Santos","raw_affiliation_strings":["DETI-IEETA, Universidade de Aveiro, Aveiro, Portugal","DETI-IEETA, Univ. de Aveiro, Aveiro"],"affiliations":[{"raw_affiliation_string":"DETI-IEETA, Universidade de Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"DETI-IEETA, Univ. de Aveiro, Aveiro","institution_ids":["https://openalex.org/I60858718"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100751931","display_name":"L\u00fa\u0131s Almeida","orcid":"https://orcid.org/0000-0002-9544-3028"},"institutions":[{"id":"https://openalex.org/I60858718","display_name":"University of Aveiro","ror":"https://ror.org/00nt41z93","country_code":"PT","type":"education","lineage":["https://openalex.org/I60858718"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Luis Almeida","raw_affiliation_strings":["DETI-IEETA, Universidade de Aveiro, Aveiro, Portugal","DETI-IEETA, Univ. de Aveiro, Aveiro"],"affiliations":[{"raw_affiliation_string":"DETI-IEETA, Universidade de Aveiro, Aveiro, Portugal","institution_ids":["https://openalex.org/I60858718"]},{"raw_affiliation_string":"DETI-IEETA, Univ. de Aveiro, Aveiro","institution_ids":["https://openalex.org/I60858718"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103870736"],"corresponding_institution_ids":["https://openalex.org/I60858718"],"apc_list":null,"apc_paid":null,"fwci":0.3466,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.67676846,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"75","last_page":"80"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.8546617031097412},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8138961791992188},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7753982543945312},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.7555665373802185},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7090283632278442},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.6360116004943848},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6275141835212708},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43988341093063354},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43190309405326843},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.42632579803466797},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.10050466656684875},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08707466721534729},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08305254578590393}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.8546617031097412},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8138961791992188},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7753982543945312},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.7555665373802185},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7090283632278442},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.6360116004943848},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6275141835212708},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43988341093063354},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43190309405326843},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.42632579803466797},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.10050466656684875},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08707466721534729},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08305254578590393},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/estmed.2008.4697000","is_oa":false,"landing_page_url":"https://doi.org/10.1109/estmed.2008.4697000","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1976186908","https://openalex.org/W2093100591","https://openalex.org/W2109488193","https://openalex.org/W2262960161","https://openalex.org/W2570030068"],"related_works":["https://openalex.org/W4288898221","https://openalex.org/W2358308054","https://openalex.org/W2391783641","https://openalex.org/W2109690896","https://openalex.org/W4231875098","https://openalex.org/W4230529130","https://openalex.org/W2391365542","https://openalex.org/W2361731841","https://openalex.org/W2386367690","https://openalex.org/W4243198198"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,12,34,38,56],"features,":[4],"architecture,":[5],"application":[6,65],"design":[7],"flow":[8],"and":[9,52,73,80,94],"evaluation":[10],"of":[11,33,55,70,92],"OReK":[13,35,75],"real-time":[14],"micro":[15],"kernel,":[16],"for":[17,22,41],"integration":[18],"on":[19,25,82],"FPGA-based":[20],"SoCs":[21],"applications":[23],"running":[24],"embedded":[26,86],"softcore":[27],"or":[28],"hardwired":[29],"processors.":[30],"The":[31],"features":[32],"kernel":[36],"include":[37],"combined":[39],"support":[40],"heterogeneous":[42],"task":[43],"sets,":[44],"predictable":[45],"shared":[46],"resources":[47],"synchronization,":[48],"task-based":[49],"interrupt":[50],"servicing":[51],"runtime":[53],"policing":[54],"timing":[57,71],"constraints,":[58],"making":[59],"it":[60],"appropriate":[61],"to":[62],"manage":[63],"multimedia":[64],"tasks":[66],"with":[67,89],"different":[68,90],"types":[69],"properties":[72],"requirements.":[74],"is":[76],"compact,":[77],"highly":[78],"configurable":[79],"supported":[81],"three":[83],"distinct":[84],"FPGA":[85],"processor":[87],"architectures":[88],"levels":[91],"performance":[93],"implementation":[95],"technologies.":[96]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}