{"id":"https://openalex.org/W2004906262","doi":"https://doi.org/10.1109/estimedia.2012.6507025","title":"Mapping of streaming applications considering alternative application specifications (Extended abstract)","display_name":"Mapping of streaming applications considering alternative application specifications (Extended abstract)","publication_year":2012,"publication_date":"2012-10-01","ids":{"openalex":"https://openalex.org/W2004906262","doi":"https://doi.org/10.1109/estimedia.2012.6507025","mag":"2004906262"},"language":"en","primary_location":{"id":"doi:10.1109/estimedia.2012.6507025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/estimedia.2012.6507025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 10th Symposium on Embedded Systems for Real-time Multimedia","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111104944","display_name":"Jiali Teddy Zhai","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jiali Teddy Zhai","raw_affiliation_strings":["Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","Leiden Institute of Advanced Computer Science (LIACS), Leiden University, The Netherlands#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science (LIACS), Leiden University, The Netherlands#TAB#","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084996361","display_name":"Hristo N. Nikolov","orcid":null},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Hristo Nikolov","raw_affiliation_strings":["Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","Leiden Institute of Advanced Computer Science (LIACS), Leiden University, The Netherlands#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science (LIACS), Leiden University, The Netherlands#TAB#","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024603788","display_name":"Todor Stefanov","orcid":"https://orcid.org/0000-0001-6006-9366"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Todor Stefanov","raw_affiliation_strings":["Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","Leiden Institute of Advanced Computer Science (LIACS), Leiden University, The Netherlands#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science (LIACS), Leiden University, Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science (LIACS), Leiden University, The Netherlands#TAB#","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08454652,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"27","issue":null,"first_page":"27","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8425080180168152},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7679744362831116},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6264925003051758},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5554105043411255},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5371001958847046},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4956780672073364},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.46568503975868225},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4641244411468506},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.45507872104644775},{"id":"https://openalex.org/keywords/rapid-prototyping","display_name":"Rapid prototyping","score":0.43147027492523193},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.43074893951416016},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.34691762924194336},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.18076905608177185}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8425080180168152},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7679744362831116},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6264925003051758},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5554105043411255},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5371001958847046},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4956780672073364},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.46568503975868225},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4641244411468506},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.45507872104644775},{"id":"https://openalex.org/C2780395129","wikidata":"https://www.wikidata.org/wiki/Q1128971","display_name":"Rapid prototyping","level":2,"score":0.43147027492523193},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.43074893951416016},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.34691762924194336},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.18076905608177185},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/estimedia.2012.6507025","is_oa":false,"landing_page_url":"https://doi.org/10.1109/estimedia.2012.6507025","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE 10th Symposium on Embedded Systems for Real-time Multimedia","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1974386461","https://openalex.org/W2108662993","https://openalex.org/W2165100134"],"related_works":["https://openalex.org/W2092181573","https://openalex.org/W2576551918","https://openalex.org/W2056447856","https://openalex.org/W2998838928","https://openalex.org/W2783693002","https://openalex.org/W3043614744","https://openalex.org/W2105957719","https://openalex.org/W1484603919","https://openalex.org/W1973069902","https://openalex.org/W2124403023"],"abstract_inverted_index":{"Streaming":[0],"applications":[1,160],"often":[2,93],"require":[3],"a":[4,48,53,91,102,179],"parallel":[5],"Model":[6],"of":[7,30,52,56,101,119],"Computation":[8],"(MoC)":[9],"to":[10,16,42,138,145,184],"specify":[11],"their":[12],"application":[13,77,82,104,124,175,190],"behavior":[14],"and":[15,27,71,122,140,165],"facilitate":[17],"mapping":[18,72,172],"onto":[19],"Multi-Processor":[20],"System-on-Chip":[21],"(MPSoC)":[22],"platforms.":[23],"Various":[24],"performance":[25,181],"requirements":[26],"resource":[28],"budgets":[29],"embedded":[31],"systems":[32],"ask":[33],"for":[34,74],"an":[35,75,136,142,146],"efficient":[36],"design":[37,46,49,57,65,92],"space":[38,50,66],"exploration":[39],"(DSE)":[40],"approach":[41,137],"select":[43],"the":[44,64,81,114,128,173],"best":[45,115],"from":[47],"consisting":[51],"large":[54,180],"number":[55],"choices.":[58],"However,":[59],"existing":[60],"DSE":[61],"approaches":[62],"explore":[63],"that":[67,90,113,149,171],"includes":[68],"only":[69,120,151],"architecture":[70],"alternatives":[73],"initial":[76,143],"specification":[78,117,176],"given":[79,103],"by":[80,157],"designer.":[83],"In":[84],"this":[85],"paper,":[86],"we":[87,134,169],"first":[88],"show":[89],"might":[94],"not":[95,106,193],"be":[96],"optimal":[97],"if":[98,154],"alternative":[99,116,147,174,189],"specifications":[100,191],"are":[105,192],"taken":[107,194],"into":[108,195],"account.":[109,196],"We":[110],"further":[111],"argue":[112],"consists":[118],"independent":[121,152],"load-balanced":[123],"tasks.":[125],"Based":[126],"on":[127,161],"Polyhedral":[129],"Process":[130],"Network":[131],"(PPN)":[132],"MoC,":[133],"present":[135],"analyze":[139],"transform":[141],"PPN":[144],"one":[148],"contains":[150],"processes":[153],"possible.":[155],"Finally,":[156],"prototyping":[158],"real-life":[159],"both":[162],"FPGA-based":[163],"MPSoCs":[164],"desktop":[166],"multi-core":[167],"platforms,":[168],"demonstrate":[170],"results":[177],"in":[178,187],"gain":[182],"compared":[183],"those":[185],"approaches,":[186],"which":[188]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}