{"id":"https://openalex.org/W4200498577","doi":"https://doi.org/10.1109/essderc53440.2021.9631814","title":"Layout-Based Evaluation of Read/Write Performance of SOT-MRAM and SOTFET-RAM","display_name":"Layout-Based Evaluation of Read/Write Performance of SOT-MRAM and SOTFET-RAM","publication_year":2021,"publication_date":"2021-09-13","ids":{"openalex":"https://openalex.org/W4200498577","doi":"https://doi.org/10.1109/essderc53440.2021.9631814"},"language":"en","primary_location":{"id":"doi:10.1109/essderc53440.2021.9631814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc53440.2021.9631814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007630373","display_name":"Olalekan Afuye","orcid":"https://orcid.org/0000-0001-7244-7037"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Olalekan Afuye","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072040326","display_name":"Shady Agwa","orcid":"https://orcid.org/0000-0002-6678-6283"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shady Agwa","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091660287","display_name":"Christopher Batten","orcid":"https://orcid.org/0000-0002-2835-667X"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Christopher Batten","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054944871","display_name":"Alyssa Apsel","orcid":"https://orcid.org/0000-0001-9199-2292"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alyssa Apsel","raw_affiliation_strings":["School of Electrical and Computer Engineering, Cornell University, Ithaca, NY"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Cornell University, Ithaca, NY","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007630373"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16059652,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"283","last_page":"286"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8374192118644714},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7093424797058105},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6988782286643982},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.6966730356216431},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.6532166004180908},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6129564642906189},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5554486513137817},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.46792104840278625},{"id":"https://openalex.org/keywords/pooling","display_name":"Pooling","score":0.45672541856765747},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4263458549976349},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.4225276708602905},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4062119722366333},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3614131808280945},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3610140085220337},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3561977446079254},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33713215589523315},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2639053463935852},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24177896976470947},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.15090015530586243},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1273760199546814},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1245361864566803},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09609043598175049}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8374192118644714},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7093424797058105},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6988782286643982},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.6966730356216431},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.6532166004180908},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6129564642906189},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5554486513137817},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.46792104840278625},{"id":"https://openalex.org/C70437156","wikidata":"https://www.wikidata.org/wiki/Q7228652","display_name":"Pooling","level":2,"score":0.45672541856765747},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4263458549976349},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.4225276708602905},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4062119722366333},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3614131808280945},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3610140085220337},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3561977446079254},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33713215589523315},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2639053463935852},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24177896976470947},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.15090015530586243},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1273760199546814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1245361864566803},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09609043598175049},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc53440.2021.9631814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc53440.2021.9631814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8100000023841858,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2262062401","display_name":null,"funder_award_id":"1740136","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G2716018935","display_name":null,"funder_award_id":"2758.002,2758.004","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1995771228","https://openalex.org/W1996356878","https://openalex.org/W2008792512","https://openalex.org/W2010202670","https://openalex.org/W2040407153","https://openalex.org/W2148830790","https://openalex.org/W2160539281","https://openalex.org/W2176123422","https://openalex.org/W2537959404","https://openalex.org/W2581356274","https://openalex.org/W2761050975","https://openalex.org/W2899077824","https://openalex.org/W2987729930","https://openalex.org/W3014741726","https://openalex.org/W3035302629","https://openalex.org/W3137065861"],"related_works":["https://openalex.org/W4280631195","https://openalex.org/W2076615226","https://openalex.org/W2583707817","https://openalex.org/W1995821058","https://openalex.org/W2148021977","https://openalex.org/W3197841175","https://openalex.org/W75964394","https://openalex.org/W4256541988","https://openalex.org/W2967850598","https://openalex.org/W2306516855"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,19,40,107,112],"comparison":[4],"of":[5,8,43],"array-level":[6],"performance":[7],"non-volatile":[9,79],"SOT-MRAM":[10],"and":[11,29,51,94,97],"SOTFET-RAM":[12],"to":[13,61,106],"conventional":[14,129],"6T":[15],"CMOS":[16,109],"SRAM":[17,110],"using":[18,72],"specially":[20],"developed":[21],"simulation":[22],"suite":[23],"that":[24,127],"merges":[25],"physics-based":[26],"compact":[27,73],"models":[28,74],"layout-based":[30],"parasitic":[31,58],"extraction.":[32],"Unlike":[33],"prior":[34],"work,":[35],"our":[36],"characterization":[37],"framework":[38,54],"generates":[39],"full":[41,64],"layout":[42],"the":[44,63,76,102],"memory":[45],"array":[46,117],"including":[47,66],"all":[48],"peripheral":[49],"logic":[50],"routing.":[52],"The":[53],"uses":[55],"an":[56],"industry-standard":[57],"extraction":[59],"tool":[60],"generate":[62],"netlist":[65],"parasitics":[67],"which":[68],"is":[69],"then":[70],"simulated":[71],"for":[75,90,101,111],"appropriate":[77],"emerging":[78],"device.":[80],"Using":[81],"this":[82],"framework,":[83],"we":[84],"show":[85],"about":[86],"1.8x":[87],"energy":[88],"savings":[89,100],"total":[91],"read":[92],"operations":[93],"write":[95],"operations,":[96],"2x":[98],"area":[99],"SOT-based":[103],"memories":[104],"relative":[105],"comparable":[108],"<tex":[113],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[114],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$256\\times":[115],"128$</tex>":[116],"size.":[118],"Our":[119],"unique":[120],"full-layout":[121],"approach":[122],"also":[123],"enables":[124],"important":[125],"insights":[126],"challenge":[128],"wisdom":[130],"based":[131],"on":[132],"higher-level":[133],"modeling.":[134]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-03-25T13:04:00.132906","created_date":"2025-10-10T00:00:00"}