{"id":"https://openalex.org/W4231509885","doi":"https://doi.org/10.1109/essderc53440.2021.9631810","title":"A 40nm RRAM Compute-in-Memory Macro Featuring On-Chip Write-Verify and Offset-Cancelling ADC References","display_name":"A 40nm RRAM Compute-in-Memory Macro Featuring On-Chip Write-Verify and Offset-Cancelling ADC References","publication_year":2021,"publication_date":"2021-09-13","ids":{"openalex":"https://openalex.org/W4231509885","doi":"https://doi.org/10.1109/essderc53440.2021.9631810"},"language":"en","primary_location":{"id":"doi:10.1109/essderc53440.2021.9631810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc53440.2021.9631810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101936941","display_name":"Wantong Li","orcid":"https://orcid.org/0000-0002-8288-393X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wantong Li","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100745396","display_name":"Xiaoyu Sun","orcid":"https://orcid.org/0000-0001-8835-541X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoyu Sun","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013020304","display_name":"Hongwu Jiang","orcid":"https://orcid.org/0000-0002-3048-5948"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongwu Jiang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014877058","display_name":"Shanshi Huang","orcid":"https://orcid.org/0000-0002-1760-7656"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shanshi Huang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054894631","display_name":"Shimeng Yu","orcid":"https://orcid.org/0000-0002-0068-3652"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shimeng Yu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101936941"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.6016,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.68031399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"79","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12676","display_name":"Machine Learning and ELM","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8938143253326416},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6751819849014282},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6653026938438416},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6011443138122559},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5714027285575867},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.558150589466095},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36247915029525757},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.332027792930603},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.265583872795105},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17333626747131348},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15277960896492004},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.13790184259414673},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08482521772384644}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8938143253326416},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6751819849014282},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6653026938438416},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6011443138122559},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5714027285575867},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.558150589466095},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36247915029525757},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.332027792930603},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.265583872795105},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17333626747131348},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15277960896492004},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.13790184259414673},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08482521772384644},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc53440.2021.9631810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc53440.2021.9631810","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1438189322","display_name":null,"funder_award_id":"CCF-1903951","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2794194363","https://openalex.org/W3045216746","https://openalex.org/W3089633229","https://openalex.org/W3134195144","https://openalex.org/W3139082476","https://openalex.org/W3161688185"],"related_works":["https://openalex.org/W2545245183","https://openalex.org/W2054635671","https://openalex.org/W2017425642","https://openalex.org/W2350916061","https://openalex.org/W1970117475","https://openalex.org/W4396815615","https://openalex.org/W3161624601","https://openalex.org/W2611512961","https://openalex.org/W2078381924","https://openalex.org/W4206468571"],"abstract_inverted_index":{"Resistive":[0],"random":[1],"access":[2],"memory":[3],"(RRAM)":[4],"based":[5],"compute-in-memory":[6],"(CIM)":[7],"has":[8],"shown":[9],"great":[10],"potentials":[11],"for":[12,49,55,81,121],"deep":[13],"neural":[14],"network":[15],"(DNN)":[16],"inference.":[17],"Prior":[18],"works":[19],"generally":[20],"used":[21,32],"off-chip":[22,33,45],"write-verify":[23,68],"scheme":[24],"to":[25,38,69,79,96,103],"tighten":[26],"the":[27],"RRAM":[28,116],"resistance":[29,82],"distribution":[30],"and":[31,75,86,118],"analog-to-digital":[34],"converter":[35],"(ADC)":[36],"references":[37],"fine-tune":[39],"partial":[40],"sum":[41],"quantization":[42],"edges.":[43],"Though":[44],"techniques":[46],"are":[47,53],"viable":[48],"testing":[50],"purposes,":[51],"they":[52],"unsuitable":[54],"practical":[56],"applications.":[57],"This":[58],"work":[59],"presents":[60],"an":[61],"RRAM-CIM":[62],"macro":[63],"that":[64,92],"features":[65],"1)":[66],"on-chip":[67,88],"speed":[70],"up":[71],"initial":[72],"weight":[73],"programming":[74],"periodically":[76],"refresh":[77],"cells":[78],"compensate":[80],"drift":[83],"under":[84],"stress,":[85],"2)":[87],"ADC":[89],"reference":[90],"generation":[91],"provides":[93],"column-wise":[94],"tunability":[95],"mitigate":[97],"offsets":[98],"induced":[99],"by":[100],"process":[101],"variation":[102],"guarantee":[104],"CIFAR-10":[105],"accuracy":[106],"of":[107],">90%.":[108],"The":[109],"design":[110],"is":[111],"taped-out":[112],"in":[113],"TSMC":[114],"N40":[115],"process,":[117],"achieves":[119],"36.4TOPS/W":[120],"<tex":[122],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[123],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">$1\\times":[124],"1\\mathrm{b}$</tex>":[125],"MAC":[126],"operations":[127],"on":[128],"VGG-8":[129],"network.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}