{"id":"https://openalex.org/W4200070843","doi":"https://doi.org/10.1109/essderc53440.2021.9631765","title":"Compute-in-Memory: From Device Innovation to 3D System Integration","display_name":"Compute-in-Memory: From Device Innovation to 3D System Integration","publication_year":2021,"publication_date":"2021-09-13","ids":{"openalex":"https://openalex.org/W4200070843","doi":"https://doi.org/10.1109/essderc53440.2021.9631765"},"language":"en","primary_location":{"id":"doi:10.1109/essderc53440.2021.9631765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc53440.2021.9631765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054894631","display_name":"Shimeng Yu","orcid":"https://orcid.org/0000-0002-0068-3652"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shimeng Yu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032184694","display_name":"Wonbo Shim","orcid":"https://orcid.org/0000-0002-9669-7310"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wonbo Shim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041409707","display_name":"Jae Hur","orcid":"https://orcid.org/0000-0003-1446-2305"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jae Hur","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055097977","display_name":"Yuan-Chun Luo","orcid":"https://orcid.org/0000-0001-5793-075X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yuan-chun Luo","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038795344","display_name":"Gihun Choe","orcid":"https://orcid.org/0000-0002-8105-0653"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gihun Choe","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101936941","display_name":"Wantong Li","orcid":"https://orcid.org/0000-0002-8288-393X"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wantong Li","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072117537","display_name":"Anni Lu","orcid":"https://orcid.org/0000-0002-4415-0866"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anni Lu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076031530","display_name":"Xiaochen Peng","orcid":"https://orcid.org/0000-0001-6148-7711"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaochen Peng","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5054894631"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.9024,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.74383432,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"28"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.7641175985336304},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7185642719268799},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6158157587051392},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6050000190734863},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5832393169403076},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.47105786204338074},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.4481903910636902},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.43892166018486023},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.43725109100341797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43361207842826843},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.43276721239089966},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4138481616973877},{"id":"https://openalex.org/keywords/process-integration","display_name":"Process integration","score":0.4118145704269409},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.39175471663475037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3624575734138489},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3096449375152588},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3012084662914276},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24752956628799438},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2052454650402069},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.19277891516685486}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.7641175985336304},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7185642719268799},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6158157587051392},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6050000190734863},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5832393169403076},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.47105786204338074},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.4481903910636902},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.43892166018486023},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.43725109100341797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43361207842826843},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.43276721239089966},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4138481616973877},{"id":"https://openalex.org/C54725748","wikidata":"https://www.wikidata.org/wiki/Q7247277","display_name":"Process integration","level":2,"score":0.4118145704269409},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.39175471663475037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3624575734138489},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3096449375152588},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3012084662914276},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24752956628799438},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2052454650402069},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.19277891516685486},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21880701","wikidata":"https://www.wikidata.org/wiki/Q2144042","display_name":"Process engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc53440.2021.9631765","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc53440.2021.9631765","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSDERC 2021 - IEEE 51st European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1542981317","https://openalex.org/W1987850127","https://openalex.org/W2070595495","https://openalex.org/W2335168416","https://openalex.org/W2772734258","https://openalex.org/W2786159202","https://openalex.org/W2803163155","https://openalex.org/W2809579658","https://openalex.org/W2899370067","https://openalex.org/W2905557681","https://openalex.org/W2912765464","https://openalex.org/W2913599018","https://openalex.org/W2913902313","https://openalex.org/W2953019935","https://openalex.org/W2960778947","https://openalex.org/W2967305557","https://openalex.org/W2999599167","https://openalex.org/W3003822472","https://openalex.org/W3005619596","https://openalex.org/W3005651132","https://openalex.org/W3006432798","https://openalex.org/W3015432327","https://openalex.org/W3039362986","https://openalex.org/W3042621001","https://openalex.org/W3045216746","https://openalex.org/W3048109806","https://openalex.org/W3061543729","https://openalex.org/W3095256020","https://openalex.org/W3114125346","https://openalex.org/W3127870152","https://openalex.org/W3136117125","https://openalex.org/W3139113149","https://openalex.org/W3144242329","https://openalex.org/W3158554967","https://openalex.org/W3161688185","https://openalex.org/W3167074369","https://openalex.org/W3176511209","https://openalex.org/W6752956637"],"related_works":["https://openalex.org/W3145286053","https://openalex.org/W2002108625","https://openalex.org/W2375427054","https://openalex.org/W2076707939","https://openalex.org/W2163958441","https://openalex.org/W4235980920","https://openalex.org/W1998340208","https://openalex.org/W2544913214","https://openalex.org/W1576547964","https://openalex.org/W4206753316"],"abstract_inverted_index":{"Compute-in-memory":[0],"(CIM)":[1],"hardware":[2],"accelerator":[3],"has":[4,69],"been":[5,70],"emerged":[6],"as":[7],"a":[8],"promising":[9],"paradigm":[10],"for":[11,51,57,95],"executing":[12],"the":[13,42,80],"artificial":[14],"intelligence":[15],"(AI)":[16],"tasks":[17],"owing":[18],"to":[19,38],"its":[20],"superior":[21],"energy":[22],"efficiency.":[23],"In":[24],"this":[25],"keynote":[26],"presentation,":[27],"we":[28],"survey":[29],"recent":[30],"progresses":[31],"of":[32],"CIM":[33,67],"technologies":[34],"from":[35],"device-level":[36],"demonstration":[37],"system-level":[39],"benchmark.":[40],"First,":[41],"ferroelectric":[43,46],"devices":[44],"(FeM-FinFET.,":[45],"non-volatile":[47],"capacitor)":[48],"are":[49],"introduced":[50],"resistive":[52,61],"and":[53,79,98,102],"capacitive":[54],"read-out":[55],"mechanism":[56],"crossbar":[58],"arrays.":[59],"Second,":[60],"random":[62],"access":[63],"memory":[64],"(RRAM)":[65],"based":[66],"macro":[68],"taped-out":[71],"into":[72],"prototype":[73],"chips":[74],"in":[75],"commercial":[76],"foundry":[77],"process":[78],"related":[81],"NeuroSim":[82],"validation":[83],"with":[84],"measured":[85],"silicon":[86],"data":[87],"is":[88,105],"shown.":[89],"Last,":[90],"heterogeneous":[91],"3D":[92,99],"integration":[93],"scheme":[94],"SRAM,":[96],"RRAM":[97],"NAND":[100],"tiers":[101],"logic":[103],"tier":[104],"proposed.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}