{"id":"https://openalex.org/W2761261666","doi":"https://doi.org/10.1109/essderc.2017.8066623","title":"Investigation of electrically gate-all-around hexagonal nanowire FET (HexFET) architecture for 5 nm node logic and SRAM applications","display_name":"Investigation of electrically gate-all-around hexagonal nanowire FET (HexFET) architecture for 5 nm node logic and SRAM applications","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2761261666","doi":"https://doi.org/10.1109/essderc.2017.8066623","mag":"2761261666"},"language":"en","primary_location":{"id":"doi:10.1109/essderc.2017.8066623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2017.8066623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 47th European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039196359","display_name":"J. A. Smith","orcid":"https://orcid.org/0000-0002-1280-0342"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jeffrey A. Smith","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075633314","display_name":"Kai Ni","orcid":"https://orcid.org/0000-0002-3628-3431"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai Ni","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077672671","display_name":"R. Ghosh","orcid":"https://orcid.org/0000-0003-0150-5126"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ram Krishna Ghosh","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001287286","display_name":"Jeff Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeff Xu","raw_affiliation_strings":["Qualcomm Technologies Incorporated, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies Incorporated, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071608520","display_name":"Mustafa Badaroglu","orcid":"https://orcid.org/0009-0006-0126-9062"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mustafa Badaroglu","raw_affiliation_strings":["Qualcomm Technologies Incorporated, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies Incorporated, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067060081","display_name":"P.R. Chidambaram","orcid":"https://orcid.org/0000-0002-7322-2558"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P.R. Chidi Chidambaram","raw_affiliation_strings":["Qualcomm Technologies Incorporated, San Diego, CA, USA"],"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies Incorporated, San Diego, CA, USA","institution_ids":["https://openalex.org/I4210087596"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036105393","display_name":"Suman Datta","orcid":"https://orcid.org/0000-0001-6044-5173"},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suman Datta","raw_affiliation_strings":["University of Notre Dame, Notre Dame, IN, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame, Notre Dame, IN, USA","institution_ids":["https://openalex.org/I107639228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5039196359"],"corresponding_institution_ids":["https://openalex.org/I107639228"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.59956695,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"188","last_page":"191"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nanowire","display_name":"Nanowire","score":0.7473632097244263},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.698686957359314},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6974694728851318},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6757869720458984},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5953742265701294},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.589255690574646},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5711689591407776},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.49592217803001404},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.43743833899497986},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4269047975540161},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39092352986335754},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.3627174496650696},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29702329635620117},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24974143505096436},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20960411429405212},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1945645809173584},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.06698372960090637}],"concepts":[{"id":"https://openalex.org/C74214498","wikidata":"https://www.wikidata.org/wiki/Q631739","display_name":"Nanowire","level":2,"score":0.7473632097244263},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.698686957359314},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6974694728851318},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6757869720458984},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5953742265701294},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.589255690574646},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5711689591407776},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.49592217803001404},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.43743833899497986},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4269047975540161},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39092352986335754},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.3627174496650696},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29702329635620117},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24974143505096436},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20960411429405212},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1945645809173584},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.06698372960090637},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc.2017.8066623","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2017.8066623","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 47th European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1520445231","https://openalex.org/W1550639219","https://openalex.org/W1558290833","https://openalex.org/W1928186148","https://openalex.org/W1966797259","https://openalex.org/W2001894083","https://openalex.org/W2013195712","https://openalex.org/W2099559178","https://openalex.org/W2148720570","https://openalex.org/W2290362340","https://openalex.org/W2508089205","https://openalex.org/W2525736734","https://openalex.org/W2584298940","https://openalex.org/W2584695830"],"related_works":["https://openalex.org/W4398784231","https://openalex.org/W4388836178","https://openalex.org/W2031972468","https://openalex.org/W2054550002","https://openalex.org/W2909211499","https://openalex.org/W3119688974","https://openalex.org/W2060067973","https://openalex.org/W4321519815","https://openalex.org/W2762653771","https://openalex.org/W2946075430"],"abstract_inverted_index":{"This":[0],"work":[1],"investigates,":[2],"in":[3],"detail,":[4],"the":[5,15,22,67],"electrically":[6],"gate-all-around":[7],"(eGAA)":[8],"Hexagonal":[9],"NW":[10,79],"FET":[11,80],"(HexFET)":[12],"which":[13],"combines":[14],"high":[16],"current":[17],"drive":[18],"of":[19,26],"FinFETs":[20],"with":[21],"excellent":[23],"electrostatic":[24],"robustness":[25],"conventional":[27],"Gate-All-Around":[28],"Nanowire":[29],"(GAA":[30],"NW)":[31],"FETs.":[32],"We":[33],"evaluate":[34],"HexFET":[35,69],"as":[36],"a":[37],"potential":[38],"successor":[39],"to":[40,74],"FinFET":[41,76],"for":[42,81],"5nm":[43,82],"node":[44,83],"logic":[45],"and":[46,59,77],"SRAM":[47],"applications":[48],"using":[49],"first":[50],"principles":[51],"atomistic-based":[52],"modeling,":[53],"calibrated":[54],"3D":[55],"numerical":[56],"device":[57],"simulations,":[58],"circuit-level":[60],"benchmarking.":[61],"From":[62],"this,":[63],"we":[64],"conclude":[65],"that":[66],"eGAA":[68],"architecture":[70],"offers":[71],"superior":[72],"performance":[73],"both":[75],"GAA":[78],"applications.":[84]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}