{"id":"https://openalex.org/W2762213768","doi":"https://doi.org/10.1109/essderc.2017.8066610","title":"Material and device innovation impact on reliability for scaled CMOS technologies","display_name":"Material and device innovation impact on reliability for scaled CMOS technologies","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2762213768","doi":"https://doi.org/10.1109/essderc.2017.8066610","mag":"2762213768"},"language":"en","primary_location":{"id":"doi:10.1109/essderc.2017.8066610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2017.8066610","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 47th European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002923512","display_name":"T. Nigam","orcid":"https://orcid.org/0000-0002-0095-6147"},"institutions":[{"id":"https://openalex.org/I16269868","display_name":"Santa Clara University","ror":"https://ror.org/03ypqe447","country_code":"US","type":"education","lineage":["https://openalex.org/I16269868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"T. Nigam","raw_affiliation_strings":["Santa Clara CA USA"],"affiliations":[{"raw_affiliation_string":"Santa Clara CA USA","institution_ids":["https://openalex.org/I16269868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091344436","display_name":"A. Kerber","orcid":"https://orcid.org/0000-0002-8753-873X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Kerber","raw_affiliation_strings":["Malta, NY, USA"],"affiliations":[{"raw_affiliation_string":"Malta, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047842458","display_name":"Tian Shen","orcid":"https://orcid.org/0000-0002-8754-7513"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"T. Shen","raw_affiliation_strings":["Malta, NY, USA"],"affiliations":[{"raw_affiliation_string":"Malta, NY, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040030555","display_name":"Rakesh Ranjan","orcid":"https://orcid.org/0000-0002-0089-1734"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Ranjan","raw_affiliation_strings":["Malta, NY, USA"],"affiliations":[{"raw_affiliation_string":"Malta, NY, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013684392","display_name":"Linjun Cao","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Cao","raw_affiliation_strings":["Malta, NY, USA"],"affiliations":[{"raw_affiliation_string":"Malta, NY, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5002923512"],"corresponding_institution_ids":["https://openalex.org/I16269868"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60017046,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"7","issue":null,"first_page":"134","last_page":"139"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.7328314781188965},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6269351243972778},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5983098745346069},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5838483572006226},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.571890115737915},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.55980384349823},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5047386884689331},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.44271320104599},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4342152774333954},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.43416279554367065},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.4131312072277069},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3865945041179657},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36592897772789},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3205551505088806},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3048332929611206},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.1572016477584839}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.7328314781188965},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6269351243972778},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5983098745346069},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5838483572006226},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.571890115737915},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.55980384349823},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5047386884689331},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.44271320104599},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4342152774333954},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.43416279554367065},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.4131312072277069},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3865945041179657},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36592897772789},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3205551505088806},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3048332929611206},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.1572016477584839},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc.2017.8066610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2017.8066610","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 47th European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W88929070","https://openalex.org/W1484365770","https://openalex.org/W1591342734","https://openalex.org/W1662559499","https://openalex.org/W1964412412","https://openalex.org/W1965229716","https://openalex.org/W1988922865","https://openalex.org/W1997733082","https://openalex.org/W2001894083","https://openalex.org/W2009144272","https://openalex.org/W2019995455","https://openalex.org/W2026240080","https://openalex.org/W2050540090","https://openalex.org/W2103726685","https://openalex.org/W2114648586","https://openalex.org/W2127904821","https://openalex.org/W2128282513","https://openalex.org/W2139423216","https://openalex.org/W2143634842","https://openalex.org/W2145812530","https://openalex.org/W2156003850","https://openalex.org/W2160948012","https://openalex.org/W2161913038","https://openalex.org/W2162517322","https://openalex.org/W2526090179","https://openalex.org/W2527597599","https://openalex.org/W2540410941","https://openalex.org/W2585814860","https://openalex.org/W2613012094","https://openalex.org/W2620924984","https://openalex.org/W2648040954","https://openalex.org/W2713039772","https://openalex.org/W2736807261"],"related_works":["https://openalex.org/W3151633427","https://openalex.org/W2012045996","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2039299085","https://openalex.org/W2170979950","https://openalex.org/W2040773997","https://openalex.org/W4312239443","https://openalex.org/W2093227051"],"abstract_inverted_index":{"Comprehending":[0],"material,":[1],"technology":[2],"and":[3,31,50,92],"design":[4,93],"interaction":[5],"with":[6,18,96],"key":[7,27],"reliability":[8,30,40],"metrics":[9],"is":[10,75,88],"becoming":[11],"critical":[12,76],"to":[13,54,65,77,99],"ensure":[14],"successful":[15],"product":[16],"introduction":[17],"continued":[19],"scaling":[20],"beyond":[21],"10nm.":[22],"This":[23],"paper":[24],"summarizes":[25],"the":[26,35,84,97],"challenges":[28],"for":[29,34,71],"its":[32],"implication":[33],"design/technology":[36],"co-optimization.":[37],"Building":[38],"in":[39],"requires":[41],"a":[42],"detailed":[43],"understanding":[44],"of":[45,86],"material":[46,87],"properties,":[47],"device":[48],"architecture":[49],"circuit":[51,68],"usage":[52],"model/sensitivity":[53],"various":[55],"failure":[56],"mechanisms.":[57],"For":[58,82],"logic":[59],"application,":[60],"mean":[61],"Fmax":[62],"degradation":[63],"due":[64],"BTI/HCI":[66],"addresses":[67],"impact":[69],"while":[70],"SRAM":[72],"memories":[73],"it":[74],"comprehend":[78],"BTI":[79],"induced":[80],"variations.":[81],"BEOL":[83],"choice":[85],"driven":[89],"by":[90],"EM/TDDB":[91],"complexity/routing":[94],"strategy":[95],"goal":[98],"reduce":[100],"RC":[101],"component.":[102]},"counts_by_year":[{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}