{"id":"https://openalex.org/W2537919202","doi":"https://doi.org/10.1109/essderc.2016.7599646","title":"Management of parasitic bipolars in modular high power LDMOS technology","display_name":"Management of parasitic bipolars in modular high power LDMOS technology","publication_year":2016,"publication_date":"2016-09-01","ids":{"openalex":"https://openalex.org/W2537919202","doi":"https://doi.org/10.1109/essderc.2016.7599646","mag":"2537919202"},"language":"en","primary_location":{"id":"doi:10.1109/essderc.2016.7599646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2016.7599646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 46th European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038625661","display_name":"Moshe Agam","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Moshe Agam","raw_affiliation_strings":["Technology Development, ON Semiconductor, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Development, ON Semiconductor, Oregon, USA","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045015400","display_name":"Jaroslav Pjencak","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jaroslav Pjencak","raw_affiliation_strings":["Technology Development, ON Semiconductor, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Development, ON Semiconductor, Oregon, USA","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055324865","display_name":"Du\u0161an Prejda","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dusan Prejda","raw_affiliation_strings":["Technology Development, ON Semiconductor, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Development, ON Semiconductor, Oregon, USA","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010297142","display_name":"Agajan Suwhanov","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Agajan Suwhanov","raw_affiliation_strings":["Technology Development, ON Semiconductor, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Development, ON Semiconductor, Oregon, USA","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111506362","display_name":"T. Yao","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Thierry Yao","raw_affiliation_strings":["Technology Development, ON Semiconductor, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Development, ON Semiconductor, Oregon, USA","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044057797","display_name":"Ladislav Seliga","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ladislav Seliga","raw_affiliation_strings":["Technology Development, ON Semiconductor, Oregon, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Technology Development, ON Semiconductor, Oregon, USA","institution_ids":["https://openalex.org/I100625452"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.7441,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.75844073,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"303","last_page":"306"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.9311140775680542},{"id":"https://openalex.org/keywords/ldmos","display_name":"LDMOS","score":0.911194920539856},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7201286554336548},{"id":"https://openalex.org/keywords/shallow-trench-isolation","display_name":"Shallow trench isolation","score":0.6461946964263916},{"id":"https://openalex.org/keywords/isolation","display_name":"Isolation (microbiology)","score":0.6384387016296387},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5228776931762695},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5034636855125427},{"id":"https://openalex.org/keywords/bipolar-junction-transistor","display_name":"Bipolar junction transistor","score":0.44486409425735474},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.43738484382629395},{"id":"https://openalex.org/keywords/high-voltage","display_name":"High voltage","score":0.43564313650131226},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4315210282802582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37994351983070374},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3306944966316223},{"id":"https://openalex.org/keywords/trench","display_name":"Trench","score":0.32830941677093506},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.19159430265426636}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.9311140775680542},{"id":"https://openalex.org/C31672976","wikidata":"https://www.wikidata.org/wiki/Q4042432","display_name":"LDMOS","level":4,"score":0.911194920539856},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7201286554336548},{"id":"https://openalex.org/C105066941","wikidata":"https://www.wikidata.org/wiki/Q1424524","display_name":"Shallow trench isolation","level":4,"score":0.6461946964263916},{"id":"https://openalex.org/C2775941552","wikidata":"https://www.wikidata.org/wiki/Q25212305","display_name":"Isolation (microbiology)","level":2,"score":0.6384387016296387},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5228776931762695},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5034636855125427},{"id":"https://openalex.org/C23061349","wikidata":"https://www.wikidata.org/wiki/Q188946","display_name":"Bipolar junction transistor","level":4,"score":0.44486409425735474},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.43738484382629395},{"id":"https://openalex.org/C88182573","wikidata":"https://www.wikidata.org/wiki/Q1139740","display_name":"High voltage","level":3,"score":0.43564313650131226},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4315210282802582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37994351983070374},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3306944966316223},{"id":"https://openalex.org/C155310634","wikidata":"https://www.wikidata.org/wiki/Q1852785","display_name":"Trench","level":3,"score":0.32830941677093506},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.19159430265426636},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C89423630","wikidata":"https://www.wikidata.org/wiki/Q7193","display_name":"Microbiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc.2016.7599646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2016.7599646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 46th European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6700000166893005,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W83258799","https://openalex.org/W381171496","https://openalex.org/W1501443680","https://openalex.org/W1575245887","https://openalex.org/W1968396930","https://openalex.org/W1986573991","https://openalex.org/W2001684108","https://openalex.org/W2062450268","https://openalex.org/W2096035984","https://openalex.org/W2103190859","https://openalex.org/W2112233916","https://openalex.org/W2131947274","https://openalex.org/W2144088016","https://openalex.org/W2484816395","https://openalex.org/W6634219128"],"related_works":["https://openalex.org/W2765586609","https://openalex.org/W2006928005","https://openalex.org/W4213028251","https://openalex.org/W2889895721","https://openalex.org/W2119814266","https://openalex.org/W2147285653","https://openalex.org/W2749871982","https://openalex.org/W2140756430","https://openalex.org/W2104314732","https://openalex.org/W2188624265"],"abstract_inverted_index":{"Integration":[0],"of":[1,80],"isolated":[2],"LDMOS":[3],"transistors":[4],"in":[5],"smart":[6],"power":[7],"process":[8],"is":[9,74],"subjected":[10],"to":[11,15,29,32,76],"bipolar":[12],"parasitics":[13,27,40],"due":[14],"multi":[16],"layers":[17],"constructions":[18],"that":[19],"are":[20,42],"needed":[21],"for":[22,39],"high":[23],"voltage":[24],"operation.":[25],"These":[26],"need":[28],"be":[30,69],"minimized":[31],"assure":[33],"proper":[34],"circuit":[35,63,78],"functionality.":[36],"Several":[37],"approaches":[38],"reduction":[41],"suggested:":[43],"DTI":[44],"(Deep":[45],"Trench":[46],"Isolation)":[47],"module":[48],"optimization,":[49],"NLDMOS":[50],"and":[51,56,58,72],"PLDMOS":[52],"device":[53],"construction":[54],"considerations,":[55],"lateral":[57],"vertical":[59],"isolation":[60],"techniques.":[61],"Creating":[62],"level":[64],"parasitic":[65],"model":[66],"which":[67],"can":[68],"turned":[70],"on":[71],"off":[73],"essential":[75],"verify":[77],"functionality":[79],"the":[81],"improved":[82],"isolation.":[83]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}