{"id":"https://openalex.org/W2047903177","doi":"https://doi.org/10.1109/essderc.2015.7324763","title":"New layout design methodology for monolithically integrated 3D CMOS logic circuits based on parasitics engineering","display_name":"New layout design methodology for monolithically integrated 3D CMOS logic circuits based on parasitics engineering","publication_year":2015,"publication_date":"2015-09-01","ids":{"openalex":"https://openalex.org/W2047903177","doi":"https://doi.org/10.1109/essderc.2015.7324763","mag":"2047903177"},"language":"en","primary_location":{"id":"doi:10.1109/essderc.2015.7324763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2015.7324763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 45th European Solid State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057948807","display_name":"Chika Tanaka","orcid":"https://orcid.org/0000-0001-5370-4747"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Chika Tanaka","raw_affiliation_strings":["Toshiba Corporation Advanced LSI Technology Laboratory, Corporate R&D Center Kawasaki, Japan","Toshiba Corporation, Advanced LSI Technology Laboratory, Corporate R&D Center, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporation Advanced LSI Technology Laboratory, Corporate R&D Center Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Advanced LSI Technology Laboratory, Corporate R&D Center, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043691710","display_name":"Keiji Ikeda","orcid":"https://orcid.org/0000-0001-7891-4759"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Keiji Ikeda","raw_affiliation_strings":["Toshiba Corporation Advanced LSI Technology Laboratory, Corporate R&D Center Kawasaki, Japan","Toshiba Corporation, Advanced LSI Technology Laboratory, Corporate R&D Center, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporation Advanced LSI Technology Laboratory, Corporate R&D Center Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Advanced LSI Technology Laboratory, Corporate R&D Center, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087391821","display_name":"Masumi Saitoh","orcid":"https://orcid.org/0000-0001-6469-7992"},"institutions":[{"id":"https://openalex.org/I1292669757","display_name":"Toshiba (Japan)","ror":"https://ror.org/0326v3z14","country_code":"JP","type":"company","lineage":["https://openalex.org/I1292669757"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masumi Saitoh","raw_affiliation_strings":["Toshiba Corporation Advanced LSI Technology Laboratory, Corporate R&D Center Kawasaki, Japan","Toshiba Corporation, Advanced LSI Technology Laboratory, Corporate R&D Center, Kawasaki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Toshiba Corporation Advanced LSI Technology Laboratory, Corporate R&D Center Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]},{"raw_affiliation_string":"Toshiba Corporation, Advanced LSI Technology Laboratory, Corporate R&D Center, Kawasaki, Japan","institution_ids":["https://openalex.org/I1292669757"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1292669757"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06597285,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"258","last_page":"261"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.8456116914749146},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7179988622665405},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5162405967712402},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.48978328704833984},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4761543273925781},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.44249227643013},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.436450332403183},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.43332356214523315},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42094939947128296},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3806231617927551},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32536354660987854},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27398228645324707},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17677828669548035}],"concepts":[{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.8456116914749146},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7179988622665405},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5162405967712402},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.48978328704833984},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4761543273925781},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.44249227643013},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.436450332403183},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.43332356214523315},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42094939947128296},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3806231617927551},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32536354660987854},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27398228645324707},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17677828669548035},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc.2015.7324763","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2015.7324763","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 45th European Solid State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1997007928","https://openalex.org/W2023668401","https://openalex.org/W2068284571","https://openalex.org/W2129337500","https://openalex.org/W2133918752","https://openalex.org/W2146704626","https://openalex.org/W2166827864"],"related_works":["https://openalex.org/W1577365272","https://openalex.org/W2885948601","https://openalex.org/W2170939617","https://openalex.org/W4255141013","https://openalex.org/W4312992159","https://openalex.org/W2098419840","https://openalex.org/W2110634429","https://openalex.org/W1966764473","https://openalex.org/W2789349722","https://openalex.org/W1985308002"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,52,73,126,145],"new":[3],"layout":[4,147],"design":[5],"methodology":[6],"for":[7,47],"monolithically":[8],"integrated":[9],"3D":[10,49,94],"CMOS":[11,29],"logic":[12,70,116],"circuits":[13],"based":[14],"on":[15],"parasitics":[16,25],"engineering.":[17],"In":[18],"order":[19],"to":[20,75,81],"understand":[21],"the":[22,77,100],"impact":[23],"of":[24,33,58,129],"in":[26],"monolithic":[27],"3D-stacked":[28],"circuits,":[30],"careful":[31],"analysis":[32],"intra-":[34],"and":[35,65,108,114],"inter-":[36],"layer":[37,68,95,110],"parasitic":[38,78],"capacitances":[39],"were":[40],"performed":[41],"by":[42,120,143],"using":[43,144],"physics-based":[44],"RC":[45],"extractor":[46],"realistic":[48],"structure.":[50],"As":[51],"result,":[53],"we":[54,97],"found":[55],"that":[56,99,125],"separation":[57],"power-supply":[59],"(V":[60],"<sub":[61,105,134],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[62,106,135],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[63,107,136],")":[64],"ground-line":[66],"(GND)":[67],"from":[69],"elements":[71],"is":[72,103],"key":[74],"reduce":[76],"capacitance":[79],"thanks":[80],"be":[82,141],"suppressed":[83],"electrical":[84],"coupling":[85],"between":[86,112],"stacked":[87],"layers.":[88,117],"By":[89],"comparative":[90],"evaluation":[91],"among":[92],"possible":[93],"configurations,":[96],"revealed":[98],"best":[101],"configuration":[102],"V":[104,133,139],"GND":[109],"sandwiched":[111],"nFET":[113],"pFET":[115],"Performance":[118],"benchmarking":[119],"energy":[121],"consumption-switching":[122],"delay":[123],"demonstrated":[124],"40%":[127],"improvement":[128],"energy-delay":[130],"product":[131],"at":[132],"=":[137],"0.5":[138],"can":[140],"achieved":[142],"proposed":[146],"methodology.":[148]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}