{"id":"https://openalex.org/W1990300060","doi":"https://doi.org/10.1109/essderc.2013.6818850","title":"Investigation of SRAM using BTI-aware statistical compact models","display_name":"Investigation of SRAM using BTI-aware statistical compact models","publication_year":2013,"publication_date":"2013-09-01","ids":{"openalex":"https://openalex.org/W1990300060","doi":"https://doi.org/10.1109/essderc.2013.6818850","mag":"1990300060"},"language":"en","primary_location":{"id":"doi:10.1109/essderc.2013.6818850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2013.6818850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100622785","display_name":"Jie Ding","orcid":"https://orcid.org/0009-0000-1767-5280"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Jie Ding","raw_affiliation_strings":["Device Modelling Group, The University of Glasgow, Glasgow, UK","Device Modelling Group, School of Engineering The University of Glasgow Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Device Modelling Group, The University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"Device Modelling Group, School of Engineering The University of Glasgow Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110192000","display_name":"Dave Reid","orcid":null},"institutions":[{"id":"https://openalex.org/I4210118883","display_name":"Gold Standard Simulations (United Kingdom)","ror":"https://ror.org/02qaw7v88","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210118883"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dave Reid","raw_affiliation_strings":["Gold Standard Simulations Ltd, Glasgow, UK","Gold Standard Simulations Ltd Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Gold Standard Simulations Ltd, Glasgow, UK","institution_ids":["https://openalex.org/I4210118883"]},{"raw_affiliation_string":"Gold Standard Simulations Ltd Glasgow, UK","institution_ids":["https://openalex.org/I4210118883"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108405434","display_name":"Campbell Millar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210118883","display_name":"Gold Standard Simulations (United Kingdom)","ror":"https://ror.org/02qaw7v88","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210118883"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Campbell Millar","raw_affiliation_strings":["Gold Standard Simulations Ltd, Glasgow, UK","Gold Standard Simulations Ltd Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Gold Standard Simulations Ltd, Glasgow, UK","institution_ids":["https://openalex.org/I4210118883"]},{"raw_affiliation_string":"Gold Standard Simulations Ltd Glasgow, UK","institution_ids":["https://openalex.org/I4210118883"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016091223","display_name":"Asen Asenov","orcid":"https://orcid.org/0000-0002-9567-6366"},"institutions":[{"id":"https://openalex.org/I4210118883","display_name":"Gold Standard Simulations (United Kingdom)","ror":"https://ror.org/02qaw7v88","country_code":"GB","type":"company","lineage":["https://openalex.org/I4210118883"]},{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Asen Asenov","raw_affiliation_strings":["Device Modelling Group, The University of Glasgow, Glasgow, UK","Gold Standard Simulations Ltd Glasgow, UK"],"affiliations":[{"raw_affiliation_string":"Device Modelling Group, The University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"Gold Standard Simulations Ltd Glasgow, UK","institution_ids":["https://openalex.org/I4210118883"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100622785"],"corresponding_institution_ids":["https://openalex.org/I7882870"],"apc_list":null,"apc_paid":null,"fwci":0.4729,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67576704,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"186","last_page":"189"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8009657859802246},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6202056407928467},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.42932701110839844},{"id":"https://openalex.org/keywords/statistical-model","display_name":"Statistical model","score":0.4230252504348755},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35296088457107544},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3383486568927765},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13840019702911377},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13092324137687683},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1132756769657135}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8009657859802246},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6202056407928467},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.42932701110839844},{"id":"https://openalex.org/C114289077","wikidata":"https://www.wikidata.org/wiki/Q3284399","display_name":"Statistical model","level":2,"score":0.4230252504348755},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35296088457107544},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3383486568927765},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13840019702911377},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13092324137687683},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1132756769657135}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc.2013.6818850","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2013.6818850","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1499580424","https://openalex.org/W2056727633","https://openalex.org/W2110282236","https://openalex.org/W2114131053","https://openalex.org/W2142361451","https://openalex.org/W2146094464","https://openalex.org/W2153685625","https://openalex.org/W2167981182"],"related_works":["https://openalex.org/W2089002058","https://openalex.org/W1909296377","https://openalex.org/W3185029353","https://openalex.org/W2969498307","https://openalex.org/W3116379964","https://openalex.org/W2915176329","https://openalex.org/W2793465010","https://openalex.org/W2967161359","https://openalex.org/W2208608937","https://openalex.org/W2120018824"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"statistical":[3,18,40],"variability":[4,41],"and":[5,33,42,68,95,103],"different":[6,55],"levels":[7,60,65],"of":[8,38,49,71,89,92,98],"BTI":[9],"degradation":[10,43,59,116],"are":[11,76],"introduced":[12],"into":[13],"a":[14],"compact":[15,31],"model":[16,32,88],"by":[17],"parameter":[19],"extraction.":[20],"Static":[21,50],"Random":[22],"Access":[23],"Memory":[24],"(SRAM)":[25],"is":[26,106],"used":[27],"to":[28,34,78,109],"test":[29],"the":[30,36,69,72,90,93],"investigate":[35,79],"effects":[37],"MOSFET":[39],"at":[44,114],"circuit":[45,101],"level.":[46],"Statistical":[47],"distributions":[48],"Noise":[51],"Margin":[52],"(SNM)":[53],"under":[54],"scenarios":[56],"representing":[57],"various":[58],"as":[61,63],"well":[62],"mismatch":[64],"between":[66],"\u2018on\u2019":[67],"rest":[70],"SRAM":[73,83,112],"cell":[74],"transistors":[75],"compared":[77],"their":[80],"impacts":[81],"on":[82,100],"stability.":[84],"A":[85],"surface":[86],"response":[87],"dependence":[91],"mean":[94],"standard":[96],"deviation":[97],"SNM":[99],"ageing":[102],"transient":[104],"stress":[105],"also":[107],"developed":[108],"quickly":[110],"evaluate":[111],"stability":[113],"arbitrary":[115],"levels.":[117]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}