{"id":"https://openalex.org/W2093286082","doi":"https://doi.org/10.1109/essderc.2012.6343363","title":"Complementary RF-LDMOS transistors realized with standard CMOS implantations","display_name":"Complementary RF-LDMOS transistors realized with standard CMOS implantations","publication_year":2012,"publication_date":"2012-09-01","ids":{"openalex":"https://openalex.org/W2093286082","doi":"https://doi.org/10.1109/essderc.2012.6343363","mag":"2093286082"},"language":"en","primary_location":{"id":"doi:10.1109/essderc.2012.6343363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2012.6343363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085960767","display_name":"Andreas Mai","orcid":"https://orcid.org/0000-0002-3861-0512"},"institutions":[{"id":"https://openalex.org/I4210159354","display_name":"Institut f\u00fcr Solartechnologien (Germany)","ror":"https://ror.org/0529ecj14","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210159354"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Andreas Mai","raw_affiliation_strings":["IHP, Im Technolgiepark 25, 15236 Frankfurt (Oder), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IHP, Im Technolgiepark 25, 15236 Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I4210159354"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014492857","display_name":"H. R\u00fccker","orcid":"https://orcid.org/0000-0001-7407-959X"},"institutions":[{"id":"https://openalex.org/I4210159354","display_name":"Institut f\u00fcr Solartechnologien (Germany)","ror":"https://ror.org/0529ecj14","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210159354"]},{"id":"https://openalex.org/I92894754","display_name":"Leibniz Institute for High Performance Microelectronics","ror":"https://ror.org/0489gab80","country_code":"DE","type":"facility","lineage":["https://openalex.org/I315704651","https://openalex.org/I92894754"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Rucker","raw_affiliation_strings":["IHP, Frankfurt, Germany","IHP, Im Technolgiepark 25, 15236 Frankfurt (Oder), Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IHP, Frankfurt, Germany","institution_ids":["https://openalex.org/I92894754"]},{"raw_affiliation_string":"IHP, Im Technolgiepark 25, 15236 Frankfurt (Oder), Germany","institution_ids":["https://openalex.org/I4210159354"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4123,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59333957,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"181","last_page":"184"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10099","display_name":"GaN-based semiconductor devices and materials","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/3104","display_name":"Condensed Matter Physics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10361","display_name":"Silicon Carbide Semiconductor Technologies","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8694741725921631},{"id":"https://openalex.org/keywords/ldmos","display_name":"LDMOS","score":0.862311601638794},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8428636789321899},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6829417943954468},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6788823008537292},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5086539387702942},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4559720754623413},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4503284692764282},{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.424777090549469},{"id":"https://openalex.org/keywords/breakdown-voltage","display_name":"Breakdown voltage","score":0.41638222336769104},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.33853185176849365},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.29349780082702637},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1790614128112793}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8694741725921631},{"id":"https://openalex.org/C31672976","wikidata":"https://www.wikidata.org/wiki/Q4042432","display_name":"LDMOS","level":4,"score":0.862311601638794},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8428636789321899},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6829417943954468},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6788823008537292},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5086539387702942},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4559720754623413},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4503284692764282},{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.424777090549469},{"id":"https://openalex.org/C119321828","wikidata":"https://www.wikidata.org/wiki/Q1267190","display_name":"Breakdown voltage","level":3,"score":0.41638222336769104},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.33853185176849365},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.29349780082702637},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1790614128112793}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/essderc.2012.6343363","is_oa":false,"landing_page_url":"https://doi.org/10.1109/essderc.2012.6343363","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1543510003","https://openalex.org/W1945322985","https://openalex.org/W2052617132","https://openalex.org/W2061756156","https://openalex.org/W2125983607","https://openalex.org/W2145744086","https://openalex.org/W6640656791"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2082944690","https://openalex.org/W2263373136","https://openalex.org/W1914349328","https://openalex.org/W2160067645","https://openalex.org/W2023334077","https://openalex.org/W2005494397","https://openalex.org/W2104885411","https://openalex.org/W2339836056"],"abstract_inverted_index":{"Complementary":[0],"lateral-drain-extended":[1],"MOS":[2],"transistors":[3,43,50,116],"(CLDMOS)":[4],"were":[5,17,30,112],"integrated":[6],"in":[7,19,82],"a":[8,52],"0.13":[9],"\u03bcm":[10],"SiGe":[11],"BiCMOS":[12],"technology.":[13],"The":[14,48],"LDMOS":[15,98],"devices":[16,99],"realized":[18],"the":[20,33,45,60,65,71],"dual-gate-oxide":[21],"CMOS":[22],"process":[23,26],"without":[24],"additional":[25],"steps.":[27],"Drift":[28],"regions":[29],"formed":[31],"by":[32],"lightly-doped":[34],"drain":[35],"(LDD)":[36],"implantations":[37],"of":[38,44,54,70,90],"3.3V":[39],"NMOS":[40],"and":[41,56,93,109,121],"PMOS":[42],"baseline":[46],"process.":[47],"NLDMOS":[49],"use":[51],"combination":[53],"n-LDD":[55],"p-LDD":[57,72],"to":[58,88],"form":[59],"low-doped":[61],"drift":[62,67],"region":[63,68],"whereas":[64],"PLDMOS":[66,115],"consists":[69],"implantation.":[73],"Stable":[74],"operation":[75],"with":[76,100,117],"less":[77],"than":[78],"10%":[79],"parameter":[80],"variation":[81],"10":[83,94],"years":[84],"was":[85],"achieved":[86],"up":[87],"voltages":[89],"6":[91],"V":[92,95,120],"for":[96,114],"complementary":[97],"different":[101],"layouts.":[102],"Peak":[103],"transit":[104],"frequencies":[105],"fTof":[106],"14.5":[107],"GHz":[108,111],"9":[110],"demonstrated":[113],"Vdd,maxof":[118],"-6":[119],"-10V,":[122],"respectively.":[123]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}