{"id":"https://openalex.org/W4387411178","doi":"https://doi.org/10.1109/esscirc59616.2023.10268799","title":"A 256-kb Fully Row/Column-parallel 22nm MRAM In-Memory-Computing Macro with Differential Readout for Robust Parallelization and Scale-up","display_name":"A 256-kb Fully Row/Column-parallel 22nm MRAM In-Memory-Computing Macro with Differential Readout for Robust Parallelization and Scale-up","publication_year":2023,"publication_date":"2023-09-11","ids":{"openalex":"https://openalex.org/W4387411178","doi":"https://doi.org/10.1109/esscirc59616.2023.10268799"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc59616.2023.10268799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005939302","display_name":"Peter Deaville","orcid":"https://orcid.org/0000-0001-8029-1060"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Peter Deaville","raw_affiliation_strings":["Princeton University,Princeton,NJ,USA","Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Princeton University,Princeton,NJ,USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103156267","display_name":"Bonan Zhang","orcid":"https://orcid.org/0000-0002-7394-7022"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bonan Zhang","raw_affiliation_strings":["Princeton University,Princeton,NJ,USA","Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Princeton University,Princeton,NJ,USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101645607","display_name":"Naveen Verma","orcid":"https://orcid.org/0000-0002-8208-5030"},"institutions":[{"id":"https://openalex.org/I20089843","display_name":"Princeton University","ror":"https://ror.org/00hx57361","country_code":"US","type":"education","lineage":["https://openalex.org/I20089843"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naveen Verma","raw_affiliation_strings":["Princeton University,Princeton,NJ,USA","Princeton University, Princeton, NJ, USA"],"affiliations":[{"raw_affiliation_string":"Princeton University,Princeton,NJ,USA","institution_ids":["https://openalex.org/I20089843"]},{"raw_affiliation_string":"Princeton University, Princeton, NJ, USA","institution_ids":["https://openalex.org/I20089843"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5005939302"],"corresponding_institution_ids":["https://openalex.org/I20089843"],"apc_list":null,"apc_paid":null,"fwci":0.8042,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.72345079,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"21","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.6343455910682678},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5905675292015076},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.58392733335495},{"id":"https://openalex.org/keywords/column","display_name":"Column (typography)","score":0.5727860331535339},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5666153430938721},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.538607120513916},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.5185909271240234},{"id":"https://openalex.org/keywords/interference","display_name":"Interference (communication)","score":0.4521482288837433},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43383389711380005},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33291351795196533},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.21453982591629028},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18734094500541687},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.15172353386878967},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.13284772634506226},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07512572407722473}],"concepts":[{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.6343455910682678},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5905675292015076},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.58392733335495},{"id":"https://openalex.org/C2780551164","wikidata":"https://www.wikidata.org/wiki/Q2306599","display_name":"Column (typography)","level":3,"score":0.5727860331535339},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5666153430938721},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.538607120513916},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.5185909271240234},{"id":"https://openalex.org/C32022120","wikidata":"https://www.wikidata.org/wiki/Q797225","display_name":"Interference (communication)","level":3,"score":0.4521482288837433},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43383389711380005},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33291351795196533},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.21453982591629028},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18734094500541687},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.15172353386878967},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.13284772634506226},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07512572407722473},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc59616.2023.10268799","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268799","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W4205230840","https://openalex.org/W4220702691","https://openalex.org/W4220882094","https://openalex.org/W4221118949","https://openalex.org/W4286571786","https://openalex.org/W4286571874","https://openalex.org/W6809326210"],"related_works":["https://openalex.org/W3121299875","https://openalex.org/W1566754092","https://openalex.org/W3007479582","https://openalex.org/W3123744736","https://openalex.org/W953130165","https://openalex.org/W1996250799","https://openalex.org/W4214886263","https://openalex.org/W4241194350","https://openalex.org/W2216243182","https://openalex.org/W1581345312"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"256-kb":[4],"in-memory":[5],"computing":[6],"(IMC)":[7],"macro":[8,25,50,100],"implemented":[9],"in":[10],"22nm":[11],"CMOS":[12],"with":[13,51,123],"foundry":[14,82],"MRAM.":[15],"IMC":[16,49],"leverages":[17],"high":[18,59],"levels":[19],"of":[20,105,111,121],"parallelism":[21],"(both":[22],"rows/columns":[23],"within":[24],"and":[26,92,108],"multiple":[27],"macros":[28],"across":[29],"chip),":[30],"but":[31],"where":[32],"previous":[33],"architectures":[34],"have":[35],"not":[36],"addressed":[37],"the":[38,64,68,129],"data-dependent":[39],"interference/noise":[40],"between":[41,67],"highly":[42],"sensitive":[43],"parallel":[44,70],"analog":[45],"circuits.":[46],"Here,":[47],"an":[48],"differential":[52],"readout":[53,71,75],"architecture":[54],"is":[55,76,116],"demonstrated,":[56,77,117],"which":[57],"retains":[58],"energy":[60,103],"efficiency,":[61],"while":[62],"overcoming":[63],"power-supply":[65],"interference":[66],"many":[69],"channels.":[72],"High-sensitivity":[73],"conductance-to-current":[74],"without":[78,93],"relying":[79,94],"on":[80,95],"non-standard":[81,89],"cells,":[83],"having":[84],"atypical":[85],"cell-state":[86],"resistances":[87],"or":[88],"array":[90],"configurations,":[91],"reduced":[96],"row/column":[97],"parallelism.":[98],"The":[99],"achieves":[101],"state-of-the-art":[102],"efficiency":[104],"28.0-68.6":[106],"lb-TOPS/W":[107],"compute":[109],"density":[110],"5.43":[112],"1b-TOPS/m$\\mathrm{m}^{2}$.":[113],"CIFAR-10":[114],"classification":[115],"achieving":[118],"software":[119],"iso-accuracy":[120],"90.25%,":[122],"all":[124],"convolutional":[125],"layers":[126],"mapped":[127],"to":[128],"chip.":[130]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}