{"id":"https://openalex.org/W4387411157","doi":"https://doi.org/10.1109/esscirc59616.2023.10268776","title":"A 22nm 56TOPS/W 6/8-bit Linearly-scalable R-2R Multiply-and-Accumulate Architecture with 2.2ns Latency","display_name":"A 22nm 56TOPS/W 6/8-bit Linearly-scalable R-2R Multiply-and-Accumulate Architecture with 2.2ns Latency","publication_year":2023,"publication_date":"2023-09-11","ids":{"openalex":"https://openalex.org/W4387411157","doi":"https://doi.org/10.1109/esscirc59616.2023.10268776"},"language":"en","primary_location":{"id":"doi:10.1109/esscirc59616.2023.10268776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Tianwen Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Tianwen Tang","raw_affiliation_strings":["University of Toronto,Electrical and Computer Engineering,Toronto,Canada","Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto,Electrical and Computer Engineering,Toronto,Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019633952","display_name":"Antonio Liscidini","orcid":"https://orcid.org/0000-0003-0522-3097"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Antonio Liscidini","raw_affiliation_strings":["University of Toronto,Electrical and Computer Engineering,Toronto,Canada","Electrical and Computer Engineering, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"University of Toronto,Electrical and Computer Engineering,Toronto,Canada","institution_ids":["https://openalex.org/I185261750"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.3856,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6038955,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6838693022727966},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.655917763710022},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.5877078771591187},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5459016561508179},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5426990389823914},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.4972849190235138},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.37881338596343994},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2610936760902405},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21962720155715942},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12787261605262756},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.10999733209609985},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10108163952827454},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08788836002349854}],"concepts":[{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6838693022727966},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.655917763710022},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.5877078771591187},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5459016561508179},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5426990389823914},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.4972849190235138},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.37881338596343994},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2610936760902405},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21962720155715942},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12787261605262756},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.10999733209609985},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10108163952827454},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08788836002349854},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/esscirc59616.2023.10268776","is_oa":false,"landing_page_url":"https://doi.org/10.1109/esscirc59616.2023.10268776","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ESSCIRC 2023- IEEE 49th European Solid State Circuits Conference (ESSCIRC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W3015432327","https://openalex.org/W3134195144","https://openalex.org/W3134526034","https://openalex.org/W3134703406","https://openalex.org/W4221038786","https://openalex.org/W4280594598","https://openalex.org/W4313639541","https://openalex.org/W4360605785"],"related_works":["https://openalex.org/W3200817179","https://openalex.org/W1960166976","https://openalex.org/W1992708211","https://openalex.org/W2380067098","https://openalex.org/W1548152478","https://openalex.org/W2543503210","https://openalex.org/W2137172615","https://openalex.org/W2112564789","https://openalex.org/W1538049194","https://openalex.org/W2393741509"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,30],"current-domain":[4],"compute-in-memory":[5],"(CIM)":[6],"architecture":[7],"for":[8,48],"acceleration":[9],"of":[10,38],"Artfficial":[11],"Intelligence":[12],"(AI)":[13],"edge":[14],"inferencing.":[15],"A":[16,60],"novel":[17],"multiply-and-accumulate":[18],"(MAC)":[19],"scheme":[20,41],"is":[21,56],"introduced":[22],"by":[23],"exploiting":[24],"the":[25,39],"R-2R":[26],"resistor":[27],"ladder":[28],"as":[29,44],"binary-weighted":[31],"current":[32],"recombiner.":[33],"The":[34],"area":[35,77],"and":[36,52,75,83],"power":[37],"proposed":[40],"scale":[42],"linearly":[43],"numerical":[45],"precision":[46],"increases":[47],"both":[49],"input":[50,81],"activation":[51,82],"weight.":[53,85],"Computation":[54],"latency":[55],"maintained":[57],"single":[58],"cycle.":[59],"prototype":[61],"in":[62],"22nm":[63],"FDSOI":[64],"CMOS":[65],"process":[66],"achieves":[67],"2.":[68],"2ns":[69],"system":[70],"latency,":[71],"56TOPS/W":[72],"energy":[73],"efficiency":[74,78],"4TOPS/m$\\mathrm{m}^{2}$":[76],"with":[79],"6-bit":[80],"8-bit":[84]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2026-04-17T18:11:37.981687","created_date":"2025-10-10T00:00:00"}